


تقدم لجنة EICoM الاكاديمية



دفتر لمادة:

# الالكترونيات رقمية

من شرح:


د.رولى طوالبه



# DIGITAL ELECTRONICS


## 2.5 Diode - Resistor Logic

### DIODE AND Gate



Logic 1  $\equiv$  Logic H

Logic 0  $\equiv$  Logic L



$$V \geq V_{D(ON)} \rightarrow \text{on}$$

$$V < V_{D(ON)} \rightarrow \text{off}$$

\* By KVL :-

$$-V_{DC} + V + V_{IN} = 0$$

$\Rightarrow$  If  $V \geq V_{D(ON)}$  then DIODE is ON

Any  $V_{IN} \leq V_{DC} - V_{D(ON)}$  at least one diode is ON

$$V_{out} = V_{D(ON)} + V_{IN}$$

$\hookrightarrow$  low output because low input

$$I_R = \frac{V_{DC} - V_{out}}{R} = \frac{V_{DC} - V_D - V_{IN}}{R}$$

\* Truth Table

A	B	o/p
L	L	L
L	H	L
H	L	L
H	H	H

$\Rightarrow$

AND GATE



→ If  $V < V_D(\text{ON})$  then DIODE is OFF


$$V_{DC} - V_{IN} < V_D(\text{ON})$$

Any  $V_{IN} > V_{DC} - V_D(\text{ON}) \Rightarrow$  high input

$V_{out} = V_{DC}$   $\Rightarrow$  high output

$$I_R = 0$$

AND VTC



$$\begin{aligned} \text{slope} &= \frac{\Delta V_{out}}{\Delta V_{in}} \\ &= \frac{V_{DC} - V_D}{V_{DC} - V_D - 0} \\ &= 1 \end{aligned}$$


out  $\Rightarrow$  3 letters like AND

$$V_{out} = V_D(\text{ON}) + V_{in}$$

when diode is at  $V_{in} = 0$ ,  $V_{out} = V_D$

at  $V_{out} = V_{DC} \rightarrow V_{in} = V_{DC} - V_D(\text{ON})$

# DIODE OR Gate



- All  $V_{IN} < V_{D(ON)} \Rightarrow$  Diodes OFF  
 $\hookrightarrow$  input low
- $I_R = 0$
  - $V_{out} = 0 \Rightarrow$  output low

$\Rightarrow$  Any  $V_{IN} \geq V_{D(ON)}$  corresponding diode is ON

\* By KVL :-

$$-V_{IN} + V_D + V_{out} = 0$$

$$V_{out} = V_{IN} - V_{D(ON)}$$

$$\underline{V_{out} = V_{IN} - V_{D(ON)}}$$

input high  $\rightarrow$  output high


$$I_R = \frac{V_{out}}{R} = \frac{V_{IN} - V_{D(ON)}}{R}$$

\* Truth Table OR GATE

A	B	o/p
L	L	L
L	H	H
H	L	H
H	H	H

IN  $\Rightarrow$  2 letters like OR

OR VTC




$$V_{out} = V_{IN} - V_{D(ON)}$$

$$\text{slope} = \frac{V_{out} - 0}{V_{out} + V_D - V_D} = 1$$

## DIGITAL ELECTRONICS

## EX 2.3



Diode-Resistor AND gate

Show that DA is off if  $V_{INA}$  is 1 V higher than  $V_{INB}$ .

$$V_{D(ON)} = 0.7 \text{ V}$$

## SOLUTION

Assume DA is on

$$V_{DA} = V_{out} - V_{INA} \dots (1)$$

$$V_{DB} = V_{out} - V_{INB} \dots (2)$$

$$V_{out} = 0.7 + V_{INA} \dots (3)$$

$$\Rightarrow V_{DB} = 0.7 + V_{INA} - V_{INB} \dots (4)$$

By replacing  $V_{INA} = 1 + V_{INB}$  in (4)

$$V_{DB} = 0.7 + 1 + \cancel{V_{INB}} - \cancel{V_{INB}} \Rightarrow V_{DB} = 1.7 \text{ V} \text{ inapplicable}$$

↳ assumption wrong

Assume DB is on and check for DA


$$V_{out} = V_{DB} + V_{INB} = 0.7 + V_{INB}$$

$$V_{DA} = 0.7 + V_{INB} - V_{INA}$$


$$V_{DA} = 0.7 + \cancel{V_{INA}} - 1 - \cancel{V_{INA}} \Rightarrow V_{DA} = -0.3 \text{ V} \text{ then DA off, DB on}$$

assumption correct

## 2.6 Level Shifted DRL



Degradation :- increase or decrease in o/p voltage compared to i/p. To remove degradation a level shifted diode is added.



Level shifted AND Gate

① Any input low

$V_{IN} < V_X - V_D \Rightarrow$  corresponding diode is ON

1.a  $V_{IN} < -V_{EE}$

$$V_{IN} + V_D < -V_{EE} + V_D$$

$$V_X < -V_{EE} + V_D$$

DL is off  $\Rightarrow V_{out} = -V_{EE} = V_L$

$$V_X = V_{IN} + V_D$$

1.b  $V_{IN} > -V_{EE}$

$$V_X > -V_{EE} + V_D$$

DL is on  $\Rightarrow -V_{IN} - \cancel{V_{D_{IN}(ON)}} + \cancel{V_{D_L(ON)}} + V_{out} = 0$

$$V_{out} = V_{IN}$$


②  $V_{IN} > V_X - V_D \Rightarrow$  input diodes are both off

$$I_D = \frac{V_{CC} + V_{EE} - V_{D(ON)}}{R_L + R_H}$$


$$V_{out} = V_{OH} = V_{CC} - I_D R_H - V_{D_L(ON)}$$

$$= I_D R_L - V_{EE} \text{ independent of } V_{IN}$$





## Level Shifted OR Gate



$$V_{IN} = V_D + V_X$$

All inputs low

$V_{IN} < V_D + V_X \Rightarrow$  both diodes are off

$$I_D = \frac{V_{CC} + V_{EE} - V_{DL(ON)}}{R_H + R_L}$$

$$V_{out} = V_{OL} = V_{CC} - I_D R_H$$

$$= V_{DL(ON)} + I_D R_H - V_{EE} \Rightarrow \text{independent of input}$$


② At least one input  $> V_X + V_D \Rightarrow$  corresponding diode is on

2.a  $V_X < V_{CC} - V_{DL} \Rightarrow$  DL is ON

$$V_{out} = V_{IN}$$


2.b  $V_X > V_{CC} - V_{DL} \Rightarrow$  DL is OFF

$$V_{out} = V_{OH} = V_{CC}$$



✶ read example 2.4 ✶

Problem 2.18 :-



Solution :-

①  $V_{IN} < V_X - V_D \rightarrow DA \text{ ON}$

a  $V_X > V_{DL(ON)} - V_{DC} \rightarrow DL \text{ IS ON} \rightarrow V_{IN} > -V_{DC}$

$V_{out} = V_{IN}$

b  $V_X < V_{DL(ON)} - V_{DC} \rightarrow DL \text{ IS OFF}$

$V_{out} = -V_{DC} = V_X = -4V$


$\hookrightarrow V_{IN} < -V_{DC}$

$V_{IN} < -V_{EE}$   
 $V_{IN} + V_D < -V_{EE} + V_D$   
 $V_X < -V_{EE} + V_D$

②  $V_{IN} > V_X - V_D \rightarrow DA \text{ OFF}$

$I_D = \frac{4 + 4 - 0.7}{2K} = 3.65 \text{ mA}$

$V_{out} = V_{OH} = I_D R_L - V_{DC} = -0.35V$



# DIGITAL ELECTRONICS

- 2.7 clamping diodes
  - 2.8 level shifting diodes
- } داغلین  
بالامتحان

## CH.4 Introduction to Bipolar Digital Circuits


### 4.1 Analysis for BJT

#### 1] Cut-off mode

B-E jun. → reverse biased

B-C jun. → reverse biased

$$I_E = I_C = I_B = 0$$



#### 2] Forward active mode (FA)

B-E jun. → forward


B-C jun. → reverse

$$I_E = I_B + I_C = (\beta + 1) I_B$$

$$I_C = \beta I_B$$

$$\Rightarrow V_{BC(RA)} = 0.7V$$

#### 3] Reverse active mode (RA)



B-E jun. → reverse

B-C jun. → forward

$$\beta_R \ll \beta_F$$

# 4 Saturation mode

B-C jun  $\rightarrow$  forward biased

B-E jun  $\rightarrow$  forward biased

$$I_c = \sigma \beta_F I_B, \quad 0 < \sigma < 1$$


$$I_E = I_B + I_c = (1 + \sigma \beta_F) I_B$$

NOTE:-

\* If  $I_B < 0 \rightarrow$  cut off

\* If  $I_B > 0$   $\left\{ \begin{array}{l} V_{CE} < V_{CE(sat)} \rightarrow \text{sat} \\ V_{CE} > V_{CE(sat)} \rightarrow \text{FA} \end{array} \right.$

## EX 4.1



STANDARD VALUES

$$V_{BE(sat)} = 0.8$$

$$V_{CE(sat)} = 0.2$$

$$V_{BC(sat)} = 0.6$$

$$V_{BE(FA)} = 0.7$$

$$V_{BC(FA)} = 0.7$$

Find  $\sigma$ ? using  $\beta_F = 65$


$$I_c = \frac{V_{CC} - V_{CE(sat)}}{R_c} = 7.5 \text{ mA}$$

$$I_B = \frac{5 - 0.8}{5k} = 840 \mu\text{A}$$

$$\sigma = \frac{I_c}{\beta I_B} = 0.137$$

$$V_{BE} = V_{BC} + V_{CE}$$

## EX 4.2





Find voltage at each emitter and collector for all transistor

$$V_{E,I} = -V_{CE,I}(\text{sat}) + 2V_{BE}(\text{FA})$$

$$= 1.2\text{V}$$

$$V_{B,I} = V_{E,I} + V_{BE,I}(\text{sat})$$

$$= 1.2 + 0.8 = 2\text{V}$$

$$V_{B,S} = V_{BE,S}(\text{FA}) + V_{BE,O}(\text{FA})$$


$$= 1.4\text{V}$$

$$V_{B,O} = V_{BE,O}(\text{FA}) = 0.7\text{V}$$

$$V_{E,O} = 0$$

$V_{IL} \rightarrow$  from cut off to FA  
 $V_{IH} \rightarrow$  from FA to sat

### 4.2 BJT-Inverter



- ①  $V_{OH} \rightarrow V_{out}$  high  
 $V_{IN} < V_{BE}(\text{FA})$   
 $Q_0$  is off  
 $I_{Rc} = 0$

$$V_{out} = V_{OH} = V_{cc}$$

- ②  $V_{IN}$  low ( $V_{IL}$ )  
input increases until  
 $Q_0$  turns FA  
at  $V_{BE}(\text{FA}) = V_{IL}$

\*  $V_{IL} \rightarrow$  input @ which Q turns ON ③

As input increases  $I_B$  increases  $\rightarrow I_C$  increases  $\rightarrow V_{RC}$  increases

$\Rightarrow V_{out} = V_{CC} - V_{RC} \rightarrow$  decreases.

③  $V_{out}$  low ( $V_{OL}$ )

input increases until  $Q_0$  saturates


$$V_{out} = V_{OL} = V_{CE(sat)}$$

④  $V_{IN}$  high ( $V_{IH}$ )

Input at which  $Q_0$  saturates

$V_{OH}$ ,  $V_{OL}$ ,  $V_{IH}$ ,  $V_{IL}$  : critical voltages

EOC : edge of conduction



EOS : edge of saturation

@ EOS  $\rightarrow \alpha = 1$

$$I_C (EOS) = \frac{V_{CC} - V_{CE(sat)}}{R_C}$$

$$\rightarrow V_{IH} = V_{BE(sat)} + \frac{V_{CC} - V_{CE(sat)}}{\beta} * \frac{R_B}{R_C}$$

$$I_B = \frac{I_C}{\beta_F} = \frac{V_{CC} - V_{CE(sat)}}{\beta_F R_C}$$

## Noise Margins \*


Safety margins for high and low voltage levels

$$V_{HNM} = V_{OH} - V_{IH} \quad (\text{high noise margin}) \quad \text{for logic 1}$$

$$V_{LNM} = V_{IL} - V_{OL} \quad (\text{low noise margin}) \quad \text{for logic 0}$$

### EX 4.4

$$\beta_F = 60$$



$$V_{IL} = 0.7$$

$$V_{OL} = 0.2$$

$$V_{OH} = 5V$$



$$V_{IH} = 1.6V$$

$$HNM = 5 - 1.6 = 3.4$$

$$LNM = 0.7 - 0.2 = 0.5$$

↳ is small not practical

the higher noise margin the better it is



⇒ @ high-state output of  $Q_0$  can't be smaller than  $V_{IH}$  so that the transistor of the next stage is able to saturate


4.3 TTC cct block diagram

4.4 level shifting BJTs

## 4.5 Discharging Paths & Base driving circuits

### ⇒ Fan-out & Fan-in


- ⊗ Fan-out :- is the max number of load gates that can be connected to the o/p of a driver.
- ⊗ Fan-in :- is the number of inputs allowed at one gate.



$$I_o = N I'_N$$

$$N = \frac{I_o}{I'_N}$$

Fan-out



### NOTE 1 -

At logic 1

$$N_{high} = \frac{I_{out}(high)}{I'_{IN}(high)}$$

At logic 0


$$N_{low} = \frac{I_{out}(low)}{I'_{IN}(low)}$$



# CHAPTER 5 Resistor Transistor Logic RTL

Any

## 5.2 Basic RTL NOR Gate



In general :-

$$I_{rc} = \sum_{i=1}^n I_{c,i} = I_{c1} + I_{c2} + \dots + I_{cn}$$


$$V_{out} = V_{cc} - I_{rc} R_c$$

① If all inputs are low

All BJTs are off

$$I_{rc} = 0$$

$$V_{out} = V_{OH} = V_{cc}$$



3 Any input low or all inputs low

Both transistors are off

$$I_{Bc} = 0$$

$$V_{out} = V_{cc} = V_{OH}$$

NOTE:-

بالفان-ان  
عدد بعد  
Trans. حسب قيمة  
 $V_{CE(sat)}$

2 All inputs high

$$V_{IN,1} = V_{IH}$$

$Q_1$  is saturating

for  $Q_2$  to turn FA

$$V_{IL2} = V_{BE2}(FA) + V_{CE1}(sat)$$

for  $Q_2$  &  $Q_1$  saturating

$$V_{out} = V_{OL} = 2V_{CE}(sat)$$

$$\sum V_{CE}(sat) < V_{BE}(FA)$$

IN <sub>1</sub>	IN <sub>2</sub>	V <sub>out</sub>
0	0	1
0	1	1
1	0	1
1	1	0

⇒ Multi-input NAND Gate


1 Any input low → BJT off

$$V_{out} = V_{OH} = V_{cc}$$

2 All inputs high

→ BJTs saturate


$$V_{out} = n V_{CE}(sat)$$



② Any one or all inputs high corresponding BJT is saturating


Logic Table

$IN_1$	$IN_2$	$IN_3$	$IN_4$	$V_{out}$
0	0	0	0	1
0	0	0	1	0
0	0	1	1	0
0	1	1	1	0
1	1	1	1	0



5.3 Basic RTL NAND Gate

⇒ Two inputs NAND Gate



In general :-

$$V_{out} = V_{cc} - I_{Rc} R_c$$

For simplicity ignore  $I_B(FA)$

$$I_{Rc} = I_{C1} \approx I_{E1} = I_{C2} \approx I_{E2}$$

Example 5.7 Find max FAN-IN for RTL NAND Gate if

$$V_{CE(sat)} = 0.17 \text{ V}, V_{BE(FA)} = 0.7 \text{ V}$$


$$\Rightarrow n V_{CE(sat)} < V_{BE(FA)}$$

$$n(0.17) < 0.7$$

$$n < \frac{0.7}{0.17} = 4.12$$

$$n = 4$$

### 5.4 RTL Fan-Out



$$N = \frac{I_{OL}}{I_{I1}}$$



① When o/p of driver is low; load gate is off  $\Rightarrow$  no input current at load and Fan-out can't be calculated

② When o/p of driver is high, load transistors saturate and current flows through  $R_B$ s

$\Rightarrow$  o/p high is used to find Fan-out for RTL inverter

$\Rightarrow$  current supplied through  $R_c$ , must be enough to saturate all load gate BJTs  $\rightarrow$  no. of load gate are limited

③ To assure the saturation of load BJTs

$$V_{OH} = V_{IH}$$

$$= I_B' R_B' + V_{BE}'(sat)$$

$$= \frac{I_c'}{\beta} R_B' + V_{BE}'(sat)$$

$$= \frac{V_{CC}' - V_{CE}'(sat)}{\beta R_c'} R_B' + V_{BE}'(sat) \dots \textcircled{1}$$

$$\alpha = 1 \text{ @ EOS}$$

$$I_{Rc} = \frac{V_{CC} - V_{OH}}{R_c} \rightarrow V_{OH} \text{ from eq. } \textcircled{1}$$

$$\text{Load gates identical } \Rightarrow I_{R_B} = \frac{V_{OH} - V_{BE}'(sat)}{R_B'}$$

$$N = \frac{I_{Rc}}{I_{R_B}} = \frac{V_{CC} - V_{OH}}{R_c} * \frac{R_B'}{V_{OH} - V_{BE}'(sat)} = \boxed{\frac{V_{CC} - V_{OH}}{V_{OH} - V_{BE}'(sat)} * \frac{R_B'}{R_c}} \textcircled{6}$$



# DIGITAL ELECTRONICS



Fan-out  $\rightarrow N = \frac{V_{CC} - V_{out}}{V_{out} - V_{BE}(sat)} \frac{R_B}{R_C}$

ex 5.2 from the book  $\rightarrow$  Find N

$V_{out} = V_{IH}$

$N = 12$

## 5.5 RTL Power Dissipation



(\*) No load

$P_{CC(OH)}$

$P_{CC} = I_{CC} V_{CC}$

when input is low

Q is off

$I_{CC} = I_{RC} = 0$

$P_{CC(OH)} = 0$

(\*) With load

$P_{CC(OH)}$

$I_{CC} = I_{RC} = \sum_{i=1}^N I_{B,i}$

$I_{RC} = N I_B$

$= N \frac{V_{CC} - I_{RC} R_C - V_{BE}(sat)}{R_B}$

eq. II  $\Rightarrow I_{RC} = I_{CC(OH)} = \frac{V_{CC} - V_{BE}(sat)}{R_C + \frac{R_B}{N}}$  (1)

$$I_{RC} + \frac{N R_C I_{RC}}{N} = \frac{V_{CC} - V_{BE}(\text{sat})}{R_B}$$

$$I_{RC} \left( 1 + N \frac{R_C}{R_B} \right) = \frac{V_{CC} - V_{BE}(\text{sat})}{R_B}$$

⇒ eq. (1)

⊗ OL  $P_{CC}(\alpha)$

input high, Q sat

$$V_{OL} = V_{CE}(\text{sat})$$

$$I_{CC}(\text{OL}) = I_{RC} = \frac{V_{CC} - V_{CE}(\text{sat})}{R_C} \quad (\text{load \& no load})$$

average power dissipation

$$\hookrightarrow P_{CC}(\text{avg}) = \frac{I_{CC}(\text{OH}) + I_{CC}(\text{OL})}{2} V_{CC}$$

ex 5.3 Find  $P_{CC}(\text{avg})$  for basic RTL inverter

① no load

② Fan-out = 1 (N=1)


SOL

$$\textcircled{1} I_{CC}(\text{OH}) = 0$$

$$\begin{aligned} I_{CC}(\text{OL}) &= \frac{V_{CC} - V_{CE}(\text{sat})}{R_C} \\ &= \frac{5 - 0.2}{1\text{K}} = 4.8\text{mA} \end{aligned}$$

$$\begin{aligned} P_{CC}(\text{avg}) &= \frac{0 + 4.8\text{m}}{2} \times 5 \\ &= 12\text{mW} \end{aligned}$$

②



$$\beta = 25$$

common emitter

$$N = 1$$


$$I_{cc} (OH) = \frac{V_{cc} - V_{BE} (sat)}{R_c + \frac{R_B'}{N}} = \frac{5 - 0.8}{1k + \frac{10k}{1}} = 382 \mu A$$

$$I_{cc} (OL) = 4.8 \text{ mA}$$

$$P_{cc} (avg) = \frac{4.8 \text{ m} + 0.382 \text{ m}}{2} \times 5 = 12.96 \text{ mW}$$

when load  $\uparrow \Rightarrow P_{cc} \uparrow$

### 5.6 Basic RTL non-inverter



common collector  
emitter follower

$$V_{out} = V_{cc} - V_{CE}$$

$$= I_E R_E$$

(\*) OL

when  $V_{IN} < V_{BE}(FA)$

$Q_0$  is off

$$I_E = 0$$

$$V_{out} = 0 = V_{OL}$$

(\*) IL

$$\begin{aligned} \text{At } V_{IN} &= V_{IL} \\ &= V_{BE}(FA) \end{aligned}$$


BJT turns on (FA)

\* As input increases beyond  $V_{IL} = V_{BE}(FA)$ ,

$I_B$  &  $I_E$  increase  $V_{out} = I_E R_E$  increases

\* Input keeps increasing until  $Q$  saturates

$$V_{out} = V_{OH} = V_{CC} - V_{CE}(sat)$$



→  $V_{IH}$  when  $Q$  turns sat

$$I_E = \frac{V_{CC} - V_{CE(sat)}}{R_E}$$

$$I_B(EOS) = \frac{I_E}{\beta_F + 1}$$

$$-V_{IN} + I_B R_B + V_{BE(sat)} + V_{CC} = 0$$

$$V_{IN} = \frac{V_{CC} - V_{CE(sat)}}{\beta_F + 1} \frac{R_B}{R_E} + V_{BE(sat)} + V_{CC} = 0 \dots \text{eq. [2]}$$

$$V_{IN} > V_{CC}$$


ex 5.4  $V_{CC} = 5V$ ,  $R_B = 10k\Omega$ ,  $R_E = 1k\Omega$ ,  $\beta_F = 25$ ,  $V_{OL} = 0$

$V_{IL} = 0.7$ ,  $V_{OH} = 4.8V$ ,  $V_{IH} = 7.4V > V_{CC}$  (from eq. [2])

$Q$  saturates

$$\rightarrow V_{out} = V_{OH} = V_{CC} - V_{CE(sat)}$$

### 5.7 Basic RTL "OR" & "NOR"





In general

$$I_{RE} = I_{E1} + I_{E2} + \dots + I_{En}$$

$$V_{out} = I_E R_E$$

$$= V_{CC} - V_{CE}$$

① All inputs low

All BJTs are low

$$V_{out} = 0 = V_{OL}$$

② Any or all inputs high

corresponding BJT saturates

$$V_{out} = V_{CC} - V_{CE(sat)} = V_{OH}$$

IN <sub>1</sub>	IN <sub>2</sub>	IN <sub>3</sub>	out
0	0	0	0
0	0	1	1
0	1	1	1
1	1	1	1


$$\Rightarrow I_B = \frac{I_E}{\beta_F + 1}$$

$$I_E = \frac{I_{RE}}{\# \text{ of saturating transistors}}$$

$$V_{IH} = I_B R_B + V_{BC(sat)} + V_{CC}$$

# DIGITAL ELECTRONICS

## AND Gate



$$V_{out} = I_{RE} R_E$$

$$V_{out} = V_{cc} - n V_{CE}$$

① Any or All inputs low  
 corresponding Q is off, also all other Q are off  $I_{RE} = 0$

$$V_{out} = 0 = V_{OL}$$

② Both inputs high  
 For a 2-input AND Gate

\* when  $Q_2$  is FA,  $Q_1$  sat.

$$V_{out} = V_{cc} - V_{CE,2}(FA) - V_{CE,1}(sat)$$

\* when both saturate


$$V_{out} = V_{cc} - 2 V_{CE}(sat)$$

⇒ if for n-inputs all Qs saturate

$$V_{OH} = V_{cc} - n V_{CE}(sat) \geq V_{IH}$$

$IN_1$	$IN_2$	Out
0	0	0
0	1	0
1	0	0
1	1	1

# 5.8 RTL with active pull-up



NOTE:-

the purpose of this cct is to  $\uparrow I_o$ , so FAN-OUT  $\uparrow$  too

why  $Q_o$  is sink &  $Q_s$  is not? for the exam

\*  $R_{cp} \approx 0.1 R_c$  for design

$\Rightarrow$  more sourcing current & high fan-out

\*  $R_{Bs} = R_{Bo} = R_B$

and  $Q_s$  &  $Q_o$  operate at the same time

\* if  $V_{IN}$  is high,  $Q_s$  &  $Q_o$  saturate

$V_{out} = V_o = V_{CE,io}(\text{sat})$

TEST QP  $-V_{CE,io}(\text{sat}) + I_{Bp} R_{Bp} + V_{BE,p} + V_{CE,io}(\text{sat}) = 0$


$I_{Bp} = \frac{-V_{BE,p}}{R_{Bp}} \Rightarrow \text{negative} \Rightarrow Q_p \text{ off}$

\* if  $V_{IN}$  is low,  $V_{IN} < V_{BE}(FA) \rightarrow Q_s$  &  $Q_o$  are off

$V_{out} = V_{OH} = V_{cc} - I_{cp} R_{cp} - V_{CE,p}(\text{sat})$

(7)N-out

for low o/p at driver, load gates will be off and  $I_{IN}$  will be zero  $\Rightarrow$  can't use for fan-out calculations.



X  $V_{OH} = V_{IH}'$  to ensure saturation of load gates BJTs

$$\begin{aligned} V_{OH} &= V_{IH}' = I_B' R_B' + V_{BE}'(\text{sat}) \\ &= \frac{V_{CC}' - V_{CE}'(\text{sat})}{\beta} \frac{R_B'}{R_C'} + V_{BE}'(\text{sat}) \end{aligned}$$

for simplicity ignore  $I_{Bp}$ .

$$I_{OH} = I_{E,p} \approx I_{C,p} = \frac{V_{CC} - V_{CE,p}(\text{sat}) - V_{OH}}{R_{Cp}}$$

$$I_{IH}' = 2 I_B'$$

$$I_{OH} = 2NI_B' = NI_{IH}'$$

$$I_B' = \frac{V_{OH} - V_{BE}'(sat)}{R_B'}$$

$$\frac{V_{CC} - V_{CE,p}(sat) - V_{OH}}{R_{cp}} = 2N \frac{V_{OH} - V_{BE}'(sat)}{R_B'}$$

$$N = \frac{V_{CC} - V_{CE}(sat) - V_{out}}{V_{out} - V_{BE}'(sat)} \frac{R_B'}{2R_{cp}}$$


since  $R_{cp} \ll R_c \Rightarrow$  fan-out for RTL with active pull is higher than that of basic RTL inverters

chap. 5  $\Rightarrow$  5.11 / 5.32 / 5.40 / 5.17

chap 4  $\Rightarrow$  4.12 / 4.20 / 4.3

## CHAPTER 6 Diode Transistor Logic (DTL)

### 6.1 Basic DTL



$$R_B = \frac{V_{CC} - V_X}{I_B}$$

for  $R_B$  design  $\Rightarrow$   $V$  between  $V_{CC}$  &  $V_X$  must be  $<$  than  $V$  between  $V_X$  &  $V_{IN}$

(4)



following analysis:  $V_{IN} < V_X$

$$\underline{V_{OH}} \rightarrow V_X = \cancel{V_{DI(on)}} + V_{IN} < \cancel{V_{DL(on)}} + V_{BE(FA)}$$

$$V_{IN} < V_{BE(FA)}$$

$Q_0$  is off,  $I_{RC} = 0$ ,  $V_{OH} = V_{CC}$

$D_L$  is off

$V_{IL}$   $\rightarrow$   $D_L$  &  $Q_0$  are on

$$\text{when } V_X = V_{IN} + \cancel{V_{DI(on)}} = \cancel{V_{DL(on)}} + V_{BE,io(FA)}$$


$$V_{IN} = V_{IL} = V_{BE(FA)}$$

$V_{OL}$   $\rightarrow$  as input increases,  $Q_0$  saturates

$$V_{out} = V_{OL} = V_{CE,io(sat)}$$

$V_{IH}$   $\rightarrow$   $V_X = V_{IN} + \cancel{V_{DI(on)}} = \cancel{V_{DL(on)}} + V_{BE,io(sat)}$

$$V_{IN} = V_{IH} = V_{BE(sat)}$$



\*  $R_B$  is chosen such that  $Q_0$  saturates when  $V_X = V_{BE(sat)} + V_D(on)$

# DIGITAL ELECTRONICS


## \* For basic DTL

$$HN M = V_{OH} - V_{IH} = 5 - 0.8 = 4.2 V \text{ good margin}$$

$$V_{CC} = 5, V_{CE(sat)} = 0.2$$


$$LN M = V_{IL} - V_{OL} = 0.7 - 0.2 = 0.5 V \text{ bad margin}$$

## \* Basic DTL NAND Gate



L	L	H
L	H	H
H	L	H
H	H	L

6.2 Modified DTL  $\Rightarrow$  Additional level shifting



\*  $Q_o$  off  $V_{OH} = V_{CC}$ ,  $I_{RC} = 0$

\*  $Q_o$  sat  $V_{OL} = V_{CE(sat)}$

\*  $V_X = V_{IN} + V_{DI(on)} = V_{DL2(on)} + V_{DL(on)} + V_{BE(FA)}$


$$V_{IN} = V_{IL} = V_{DL(on)} + V_{BE(FA)}$$

$$= 1.4V$$

\*  $V_X = V_{IN} + V_{DI(on)} = V_{DL2(on)} + V_{DL(on)} + V_{BE(sat)}$

$$V_{IN} = V_{DL(on)} + V_{BE(sat)}$$

$$\approx 1.5V$$




\* The addition of a level shift diode, increases  $V_{IL} \Rightarrow$  LNM increased

\*  $R_D$  &  $-V_{EE}$  are used as discharge paths

$\Rightarrow HNM = 5 - 1.5 = 3.5V$  good.


$\Rightarrow LNM = 1.4 - 0.2 = 1.2V$

### 6.3 Transistor Modified DTL



(\*) Splitting  $R_B$  into two resistors, provides more current at output for driven in OL state, decrease current for load in IL state.  $\Rightarrow SR_B + (1-S)R_B = R_B$

(\*) for  $Q_L$  when ON, we have a voltage drop on  $(1-S)R_B \Rightarrow V_{C,L} > V_{B,L}$   
 $V_{BC,L} = V_{B,L} - V_{C,L} \Rightarrow$  negative  
 BC junction is reverse bias  $\Rightarrow Q_L$  FA (does not saturate)



EXAMPLE 6.1

$V_{OH} = V_{CC}$

$V_{OL} = V_{CE(sat)}$

$V_{IL} = \frac{2 V_{BE}(FA)}{\beta} \approx 1.4V$   
↳  $Q_1, Q_0$

$V_{IH} = V_{BE,L}(FA) + V_{BE,0}(FA)$   
 $\approx 1.5V$

$I'_{IL} = \frac{V_{CC'} - V_{D1(on)} - V_{CE10(sat)}}{R_{B'}} = I_{\beta R_B(OH)}$

$I_{OL} = I_{C,0} - I_{RC}$

$I_{RC} = \frac{V_{CC} - V_{CE(sat)}}{R_C} = I_{RC(OL)}$



$$I_{C,0} = \alpha \beta_F I_{B,0}$$

@ EOS,  $\alpha = 1$ ,  $I_{C,0} = \beta_F I_{B,0}$

$$I_{B,0} = I_{E,L} - I_{RD}$$


$$I_{RD} = \frac{V_{BE,0}(\text{sat})}{R_D}$$

$$I_{E,L} = \frac{V_{CC} - V_{BE,L} - V_{DL} - V_{BE,0}}{\beta R_B + \frac{(1-\beta) R_B}{1+\beta} \rightarrow \text{ignore}}$$

NOTE:-

PNP → start sat  
→ finish off

NPN → start off  
→ finish sat



$$\Rightarrow I_{B} = I_{E,L} = \frac{V_{CC} - V_{BE,L(FA)} - V_{DL} - V_{BE,0(sat)}}{\beta R_B} = I_{\beta R_B} (OL)$$

$$I_{RC} (OH) \leq 0$$

Load: current through  $R_B$

$$I_{R_B} \downarrow \Rightarrow I_{IL}$$

\* Driver: current through  $\beta R_B \Rightarrow I_{\beta R_B} \uparrow, I_{E,L} \uparrow$

$$I_{B,0} \uparrow, I_{C,0} \uparrow, I_{OL} \uparrow$$

$$N = \frac{I_{OL}}{I_{IL}} \uparrow$$

### 6.6 DTL Power Dissipation

→ examples ←

✓ 6.2

✓ 6.3

OH

$$I_{CC}(OH) = I_{RB}(OH) + I_{RC}(OH)$$

$$I_{RB}(OH) = \frac{V_{CC} - V_{DI} - V_{IN}(low)}{R_B}$$

logic 0  
not  $V_{IL}$

OL

$$I_{CC}(OL) = I_{\beta R_B}(OL) + I_{RC}(OL)$$

$$I_{RC}(OL) = \frac{V_{CC} - V_{CE}(sat)}{R_C}$$


$$I_{\beta R_B}(OL) = \frac{V_{CC} - V_{BE,L}(FA) - V_{DL} - V_{BE,0}(sat)}{\beta R_B}$$

$$P_{CC}(avg) = \frac{I_{CC}(OL) + I_{CC}(OH)}{2} V_{CC}$$

# DIGITAL ELECTRONICS

## \* Chapter 7 Transistor Transistor Logic

### 7.1 Basic TTL inverter



\* Advantages :-  
 → smaller size  
 → higher fan-out

$$V_{B,I} > V_{E,I}$$

$$I_B = \frac{V_{CC} - V_{BE,I(sat)} - V_{IN(low)}}{R_B} \text{ in mA}$$

$V_{IN(low)} \neq V_{IL}$   
 &  
 logic zero (@ EOC)

then  $I_{B,I} \gg I_{C,I}$

$Q_1$  operates in a kind of unconventional way :-

at low input (B-E) J is Forward-Biased,

$I_{B,I}$  enters  $Q_1$  and  $I_{E,I}$  exits  $E_1$  to low input.

This transistor action forces  $I_{C,I}$  into  $Q_1$

But  $I_{C,I} = I_{B_0}(\text{leakage})$  and is less than  $I_{B,I}$

$Q_0$  is off; voltage at base is not enough to turn  $Q_0$  on.

$$I_{RC} = 0$$

$$* \underline{V}_0 = V_{CC} = \underline{V}_{OH}$$

$$* - V_{IL} - V_{CE,I(sat)} + V_{BE,o(FA)} = 0$$

$$V_{IL} = 0.7 - 0.2 = 0.5 \text{ V}$$

$$\underline{V}_{IL} = V_{BE,o(FA)} - V_{CE,I(sat)}$$

⇒  $V_{IL}$ : when  $Q_o$  turns FA

$$* - V_{IH} - V_{CE,I(sat)} + V_{BE,o(sat)} = 0$$


$$\underline{V}_{IH} = V_{BE,o(sat)} - V_{CE,I(sat)}$$

$$= 0.8 - 0.2 = 0.6 \text{ V}$$

⇒  $V_{IH}$ : when  $Q_o$  turns to sat mode

$$* \underline{V}_{OL} = V_{CE,o(sat)} = 0.2$$

Until now,  $V_{E,I} < V_{B,I}$  and  $Q_I$  is in saturation region while input increases




As input increases,  $V_{E,I}$  becomes higher than  $V_{B,I}$   
 ⇒ (B-E)J for  $Q_I$  is reverse biased, with (B-C)J still forward biased ⇒  $Q_I$  operates in RA region, supplying large current to  $Q_o$  and  $Q_o$  will still saturate.

## 7.2 Comparison of stored charge removal between DTL

### and Basic TTL circuit

For TTL



$$B-C: 0.6$$

$$B-E: 0.8$$

$$V_{B,I} = V_{BE,I} (?) + V_{IN}(\text{low})$$

$$= V_{BE,I} (?) + V_{CE}(\text{sat})$$

$$V_{B,0} = V_{C,I} = V_{BE,0}(\text{sat}) \rightarrow \text{initially}$$

$$V_{BC,I} = V_{BE,I} + V_{CE}(\text{sat}) - V_{BE,0}(\text{sat})$$

$$0.1 \text{ or } 0.2 < V_{BC,I}(\text{sat}) \Rightarrow Q_I \text{ is considered FA}$$

$$I_{C,I} = \beta_F I_{B,I}$$

$$I_{B,I} = \frac{V_{CC} - V_{BE}(\text{FA}) - \overset{V_{CE}(\text{sat})}{V_{IN}(\text{low})}}{R_B}$$

$I_{C,I}$ : charge removal current for  $Q_0$




For DTL

$$I_{SCR} = I_{RD} = \frac{V_{BE,0}(sat)}{R_D}$$

⇒ For TTL charge removal

current is much higher than that of DTL



⇒ Delay time of DTL is bigger, and TTL is faster

ex 7.1 Find factor of improvement comparing TTL & DTL

$R_D = 5k, R_B = 2k, V_{cc} = 5, \beta_F = 50$



→  $I_{RD, SCR}(DTL) = \frac{0.8}{5k} = 160 \mu A = 0.16 mA$   
 ↳ stored charge removal

$I_{C1, SCR}(FTL) = 50 \left( \frac{5 - 0.7 - 0.2}{2k} \right) = 102.5 mA$

$\frac{102.5}{0.160} = 640.6 \rightarrow$  Factor of improvement

## 3] Basic TTL NAND Gate

→ with multi-emitter inputs



\* For two inputs:-

① Any or all inputs low

(B-E)J forward,  $Q_I$  sat,  $Q_O$  off

$$V_o = V_{cc} = V_{OH}$$

② All inputs high

(B-E)J reverse biased,  $Q_I$  is RA

Large current is supplied to  $Q_O$  &  $Q_O$  is sat


$$V_{OL} = V_{CE(sat)}$$

$I_1$	$I_2$	O/P
L	L	H
L	H	H
H	L	H
H	H	L

**NAND**

# DIGITAL ELECTRONICS

## 7.4 Standard TTL NAND Gate with TOTEM Output



- Logic 0  $\rightarrow$   $Q_I$  sat
- Logic 1  $\rightarrow$   $Q_I$  RA

\* At high input

$Q_s$  sat

$Q_o$  sat

$\Rightarrow$  DI's: clamping diodes

(used for protection if low i/p goes below -0.7)

when i/p H we don't consider them

$Q_s \rightarrow$  for logic inversion

when  $Q_I, Q_s$  sat &  $Q_p$  is off

## 7.5 Standard TTL VTC

\*  $V_{OH}$

Input low

$$I_{B,I} = \frac{V_{CC} - V_{BE,I(sat)} - V_{IN(low)} \xrightarrow{V_{CE(sat)}}}{R_B}$$

high enough to saturate  $Q_I$

$$I_{C,I} = -I_{B,I} \text{ (leakage) small}$$

$$I_{B,I} = V_{CE,I(sat)} + V_{IN(low)} < V_{BE(FA)}$$

$Q_S \Rightarrow \text{off}$  then  $Q_O \Rightarrow \text{off}$ ,  $Q_P \Rightarrow \text{EOC}$ ,  $DL \Rightarrow \text{ON}$

$I_{B,P(FA)}$  ignored

$$V_{OH} = V_{CC} - V_{BE,P(FA)} - V_{DL(ON)} = 3.6 \text{ V}$$

$V_{IL}$  voltage at which  $Q_S$  turns FA

$$V_{IL} = V_{BE,S(FA)} - V_{CE,I(sat)} = 0.5 \text{ V}$$

$$I_{C,S} \approx I_{RC}$$

$$V_{IN} \uparrow, I_{B,I} \uparrow, I_{C,I} (\approx I_{RC}) \uparrow, V_{RC} \uparrow, V_O \downarrow$$

$V_{IB}$  break input voltage when  $Q_O$  is also FA

$$V_{IB} = V_{BE,S(FA)} + V_{BE,O(FA)} - V_{CE,I(sat)} = 1.2 \text{ V}$$

$V_{OB}$  break output voltage

$$V_{OB} = V_{CC} - I_{RC} R_C - V_{BE,P(FA)} - V_{DL(ON)}$$

initially currents of  $Q_O$  are zero  $\Rightarrow I_{RC} \approx I_{C,S} \approx I_{E,S} \approx I_{RD}$

then  $I_{E,S} \approx I_{RD}$  &  $I_{B,P(FA)}$  ignored

NOTE


without  $R_D$   
 $\Rightarrow$  there isn't a  
break voltage



$$I_{Rc} = \frac{V_{BE,10}(FA)}{R_D}$$

$$\rightarrow V_{OB} = V_{CC} - \frac{V_{BE,10}(FA)}{R_D} R_C - V_{BE,P}(FA) - V_{DL}(ON)$$

$$V_{OB} = V_{CC} - \left( \frac{R_C}{R_D} - 1 \right) V_{BE}(FA) - V_{DL}(ON) = 2.5 V$$




$$V_{IH} = 2V_{BE}(sat) - V_{CE,I}(sat) = 1.4 V$$

$$V_{OL} = V_{CE,10}(sat) = 0.2 V$$

As input increases and both  $Q_0$  &  $Q_s$  are FA, output goes down faster with a steeper slope of the VTC is high enough to saturate both  $Q_0$  &  $Q_s$ .



# 7.6 Fan-out



Inglact  $I_C, I$  current

$$I'_{IL} = \frac{V_{CC'} - V_{BE,I}(sat) - V_{CE,O}(sat)}{R'_B}$$

$$I_{OL} = I_{C,O} = \beta_F I_{B,O}$$

$$I_{B,O} = I_{E,S} - I_{RD}$$

$$I_{RD} = \frac{V_{BE,O}(sat)}{R_D}$$

$$I_{E,S} = I_{RC} + I_{B,S}$$

$$I_{RC} = \frac{V_{CC} - V_{CE,S}(sat) - V_{BE,O}(sat)}{R_C}$$

$$I_{B,S} = I_{C,I}(R_A) = (1 + \beta_R) I_{B,I}$$


$$I_{B,I} = I_{RB} = \frac{V_{CC} - V_{BE,I}(R_A) - V_{BE,S}(sat) - V_{BE,O}(sat)}{R_B}$$

not included in first exam

2-17/10/22

الاشيئين

7.7 Power Dissipation.



$I_{cc} (OH)$

$I_{Rc} = I_{Bp} (FA)$

Small  
neglect

$I_{Rcp}$  neglect (small)

$I_{RB} (OH) = \frac{V_{cc} - V_{BE,1} (sat) - V_{CE} (sat)}{R_B}$

$I_{cc} (OH) = I_{RB} (OH)$

~ ~ ~

$I_{cc} (OL)$

$I_{RB} (OL) = \frac{V_{cc} - V_{BC,1} (RA) - 2 V_{BE} (sat)}{R_B}$

$I_{Rc} (OL) = \frac{V_{cc} - V_{E,5} (sat) - V_{BE,0} (sat)}{R_c}$

$I_{Rcp} = 0$

(11)

$$I_{cc}(oL) = I_{RB}(oL) + I_{Rc}(oL).$$

$$P_{cc}(avg) = \frac{I_{cc}(oL) + I_{cc}(oH)}{2} V_{cc}$$

### 7.9] Low power TTL. (LTTL)

same circuit but smaller currents,  $\Rightarrow$  higher resistance values.

\* advantage: less power dissipation.

disadvantages: less fan out.

### \* Example 7.5

$$P_{cc}(avg) \ 919 \ \mu W$$

Compare them when we change the resistance.

but in example 7.4  $P_{cc}(avg) = 10.4 \text{ mW}$

### 7.10] High speed TTL


higher current, less R values

advantages: higher speed and better fan-out.

disadvantages: worse power dissipation.

to have higher current  $\Rightarrow$  1. less R values


2 Also Qp and DL are replaced by Darlington pair.



Back to 7.4

Comparison of load capacitance charging between basic TTL and TTL with TOTEM pole.

\* TOTEM pole.



$Q_4 \text{ sat} \rightarrow \text{off}$

O/P  $L \rightarrow H$

$$T = R_{CP} C_{eq}$$

$$I_{ch} = \frac{V_{CC} - V_{CEP} - V_{PL} - V_{CE0}(\text{sat})}{R_{CP}}$$

initially


# \* Basic TTL

$$T = R_c C_{eq}$$

Passive

$$I_{ch} = \frac{V_{cc} - V_{ce(sat)}}{R_c}$$

initially




- RCp = 0.1 R<sub>c</sub>
- T<sub>active</sub> < T<sub>passive</sub>
- Basic TTL is slower.
- I<sub>active</sub> > I<sub>passive</sub>

⇒ TTL with Totem pole is faster than Basic TTL.







# DIGITAL ELECTRONICS

## ⊗ Chapter 8 Schottky Transistor Transistor Logic (TTL)



$V_{SBD}$  : schottky barrier diode

\* SBD turns on at  $V_{SBD} = 0.3 V$



schottky transistor

### \* Schottky Clamped BJT

→ For regular BJT :-

$$V_{BC}(sat) = V_{BE}(sat) - V_{CE}(sat)$$

$$= 0.6 V$$

→ To avoid saturation an SDB is connected in parallel with the (B-C) JN of BJT

→  $I_B'$  increases until SBD turns on at  $0.3 V \Rightarrow$  Diverting current through SBD, and clamping (B-C) voltage at  $0.3 V$

→ BJT is prevented from saturating because  $V_{SBD} < V_{BC}(\text{sat})$   
 $0.3 < 0.6$

→ SBJT is said to operate in hard mode (some references call it EOS)

→ ADVANTAGES :- provides less time spent in discharging saturation current when transistor turns from sat to off

### \* Modes of operation

#### ① Cut off

Small current, such that both SBD and BJT are off.

$$I_B' = I_C' = I_E = 0$$

#### ② FA mode

(B-E) JN → forward biased  $V_B > V_E$

(B-C) JN → reverse biased  $V_B < V_C$ , SBD off

like a BJT in FA

$$V_{BE}(\text{FA}) = 0.7$$

#### ③ Hard mode

BE & BC junctions are forward, with (B-C) voltage clamped at  $V_{SBD}$  (0.3 V).

$$V_{BE}(\text{hard}) = 0.8 \text{ V}, \quad V_{BC}(\text{hard}) = V_{SBD}(\text{hard}) = 0.3 \text{ V}$$

$$V_{CE}(\text{hard}) = 0.5 \text{ V}, \quad I_C(\text{hard}) = \beta I_B(\text{hard})$$

$$I_C'(\text{hard}) = I_C - I_{SBD} = \beta I_B - I_{SBD}$$

②

#### ④ Reverse - Shockley mode


(B-E) JN  $\rightarrow$  reverse biased

(B-C) JN  $\rightarrow$  forward at  $V_{SBD}$

$V_{BC}$  can't reach  $0.7V \Rightarrow$  BJT can't be RA (for a BJT to RA  $V_{BC} = 0.7V$  &  $V_{BE}$  reverse)


$I_B = I_C = I_E = 0 \rightarrow$  BJT is off

Current only flows in SBD  $I_B' = I_{SBD} = -I_C'$



#### ex 8.1 (Inverter Logic Swing)

find the logic swing




\* Logic Swing : LS

$$LS = V_{OH} - V_{OL}$$

\*  $V_{OH}$

$V_{IN} < V_{BE}(FA)$

$Q_{SBD}$  is off,  $I_{RC} = 0$ ,  $V_{out} = V_{OH} = V_{CC} = 5V$



\*  $V_{OL}$

Input high enough for  $Q_{SBD}$  to operate in hard mode

$V_{OL} = V_{CE}(hard) = 0.5V$

$\Rightarrow$   $LS = V_{OH} - V_{OL} = 5 - 0.5 = 4.5V$

\*  $V_{IL}$


$$V_{IL} = V_{BE(FA)} = 0.7 \text{ V}$$

\*  $V_{IH}$

$$V_{IH} = I_B R_B + V_{BE}(\text{hard})$$

$$I_B = \frac{I_C}{\beta} = \frac{V_{CC} - V_{CE}(\text{hard})}{R_C \beta}$$

### 8.3 ShottKey - Clamped TTL (STTL)



$Q_p$  &  $Q_{p2}$ : Darlington pair

→ To provide higher current

$R_{EP}$ : Discharge path for  $Q_{p2}$

$Q_{p2}$  can't saturate  $\Rightarrow$  no need to  $Q_{SBD}$

$$V_{CEP2} = V_{BE,p2} (FA) + V_{CE,p} (\text{hard})$$

$$= 0.7 + 0.5$$

$$= 1.2 \text{ V} > V_{CE} (\text{hard})$$

→  $Q_{p2} \Rightarrow$  FA mode

\*  $R_D$  in TTL is replaced by  $Q_D$

$R_{BD}$  &  $R_{CD}$ : Discharge paths for  $Q_D$

\*  $R_{BD}$  &  $R_{CD}$  are designed such that  $Q_0$  &  $Q_D$  run simultaneously



\*  $Q_S$  won't operate unless,  $Q_0$  &  $Q_D$  are on

→ Removes break point

→ VTC sharpen (less transition width)


→ Faster than TTL

→ Better noise margin





8.3 Shottkey - Clamped TTL (STTL)



\* When  $Q_{p2}$  is on, if  $Q_p$  is in (saturation) <sup>hard</sup>

$$V_{CE,p2} = V_{CEp}(sat) + V_{BE,p2} > V_{CE}(sat)$$

⇒  $Q_{p2}$  does not saturate → no need for a  $Q_{SBD}$

\*  $Q_p$  is always ON

$Q_s$ : logic inversion drive splitter

\*  $Q_s$  turns ON only when  $Q_0$  &  $Q_D$  are ON

NOTE  
current in  $R_{BD}$   
is very small  
 $I_{BD} < I_{CD}$   
↑ ignore

⇒ Removal of break point

① Lower  $V_{IH}$  (compared to TTL)

② Better HNM

③ Less transition width

⇒ Faster by 8 ns

for TTL delay = 10 ns

for STTL delay = 2 ns

$Q_D$ : active discharge path for  $Q_0$  when  $Q_0$  turns from hard to off

$Q_{EP}$ : connection path for  $Q_0$  to ground discharge path for  $Q_{p2}$

ex 8.2 SSTL VTC

\* input low

$$\underline{V_{OH}} = V_{CC} - 2V_{BE}(FA) = 3.6V \quad (\text{ignore } I_{Bp}(FA))$$

→ when  $Q_0, Q_5$  turn FA


$$\underline{V_{IL}} = -V_{CE}(\text{hard}) + 2V_{BE}(FA) = 0.9V$$

\* input high


→ when  $Q_0, Q_5$  turn hard

$$\underline{V_{IH}} = -V_{CE}(\text{hard}) + 2V_{BE}(\text{hard}) = 1.1V$$

$$\underline{V_{OL}} = V_{CE10}(\text{hard}) = 0.5$$



## 8.4 STTL Fan-out (output low at driver)



$$\Rightarrow I_{IL}' = \frac{V_{CC}' - V_{BE,I}(\text{hand}) - V_{CE,o}(\text{hand})}{R_B'}$$

$$\Rightarrow I_{OL} = I_{C,o}$$

neglect  $I_{SBD}$  (small)

$$I_{C,o} = \beta_F I_{B,o}$$

$$I_{B,o} = I_{E,s} - I_{RCD}$$

$$I_{RCD} = \frac{V_{BE,o}(\text{hand}) - V_{CE,D}(\text{hand})}{R_{CD}}$$

→ go back to page ① to see the currents


$$I_{ES} = I_{CS} + I_{BS}$$

$I_{BP}$  (FA) is negligible

$$I_{CS} = I_{RC} = \frac{V_{CC} - V_{CE,s}(\text{hard}) - V_{BE,o}(\text{hard})}{R_C}$$

$$I_{BS} = I_{RB} = \frac{V_{CC} - V_{SD} - 2V_{BE}(\text{hard})}{R_B}$$

because



$$\Rightarrow N = \frac{I_{OL}}{I_{IL}}$$

example 8.3  $\rightarrow N = 149$

### 8.5 Power Dissipation

#### \* $I_{CC}(OL)$

ignore FA Base currents

$$I_{RCP}(OL) \cong I_{REP} = \frac{V_{CE,s}(\text{hard}) + V_{BE,o}(\text{hard}) - V_{BE,p}(FA)}{R_{EP}}$$

$$I_{RC}(OL) = \frac{V_{CC} - V_{CE,s}(\text{hard}) - V_{BE,o}(\text{hard})}{R_C}$$

$$I_{RB} (OL) = \frac{V_{CC} - V_{SD} - 2 V_{BE} (\text{hard})}{R_B}$$

$$\Rightarrow I_{CC} (OL) = I_{RCP} + I_{RC} + I_{RB}$$

$$\ast \underline{I_{CC} (OH)}$$

$$I_{RCP} (OH) = I_{REP} = \frac{V_{CC} - V_{BE,P} (FA)}{R_{EP}}$$

$$I_{RC} (OH) = I_{BP} (FA) \approx 0$$


$$I_{RB} (OH) = \frac{V_{CC} - V_{BE,I} (\text{hard}) - V_{CE} (\text{hard})}{R_B}$$

$$I_{CC} (OH) = I_{RCD} + I_{RB}$$

$$\rightsquigarrow P_{CC} (\text{avg}) = \frac{I_{CC} (OH) + I_{CC} (OL)}{2} \times V_{CC}$$



**8.6** Low Power STTL




\*  $Q_I$  is replaced by  $D_{I,A}$  &  $D_{I,B}$  since  $Q_I$  in regular TTL was used as a discharge path for base current from  $Q_s$ , when it switches from saturation to off.

For STTL  $Q_s$  does not saturate  $\Rightarrow$  no need for  $Q_I$ .

\* For output low  $\rightarrow$   $Q_p$  currents are ignored.

## CH. 11 Basic Emitter Coupled Logic (ECL)

### 11.1 Basic BJT Current Switch



$$* I_{RE} = \frac{V_E + V_{EE}}{R_E}$$

⇒ Ignore Base currents

\*  $I_C \approx I_{RE}$  (if one of the transistor is ON and the other is OFF)

\*  $I_C \approx \frac{I_{RE}}{2}$  (if both are ON)

⇒ Outputs :-

$$V_{INV} = V_{C,I} = V_{CC} - I_{C,I} R_{C,I}$$

$$V_{NINV} = V_{C,R} = V_{CC} - I_{C,R} R_{C,R}$$

\*  $V_{IN} < V_{BB}$ ,  $Q_I$  off,  $Q_R$  on

$$V_{INV} = V_{CC} \text{ (logic high)}$$

$$V_{NINV} = V_{CC} - I_{RE} R_{CR} \text{ (logic low)}$$

\*  $V_{IN} > V_{BB}$ ,  $Q_I$  on,  $Q_R$  off

$$V_{INV} = V_{CC} - I_{RE} R_{CI} \text{ (logic low)}$$

$$V_{NINV} = V_{CC} \text{ (logic high)}$$

\*  $V_{OH}$   $V_{IN} < V_{BB}$

$Q_R$  is on,  $V_E = V_{BB} - V_{BE}$

$$V_{BE, I} = V_{IN} - V_E = \underbrace{V_{IN} - V_{BB}}_{-V_C} + V_{BE(ECL)}$$

$$-V_{IN} - V_{BB} + V_{BE(ECL)} < V_{BE(ECL)}$$

$Q_I$  is off

$$I_{CR} = I_{RE}$$

$$I_{CI} = 0$$


$$V_{OH} = V_{CC}$$

\* Threshold Voltage  $V_{TH}$

$V_{IN} = V_{BB}$ ,  $Q_I$  &  $Q_R$  are on

$$I_{CI} = I_{CR} = \frac{I_{RE}}{2} = \frac{V_{BB} - V_{BE} + V_{EE}}{2R_E}$$

$$V_{INV} (V_{IN} = V_{BB}) = V_{CC} - I_{CI} R_{CI}$$



\* With proper selection of  $R_{CI}$  and  $R_{CR}$ ,  $V_{IN} = V_{INV} = V_{TH} = V_{BB}$

\* Input low and high voltages  $V_{IL}$ ,  $V_{IH}$

\* By experimentation, transition width (TW) equal 0.1V

→  $V_{IL} = V_{BB} - 0.05 V$

→  $V_{IH} = V_{BB} + 0.05 V$

→ When  $V_{IL} < V_{IN} < V_{BB}$ , both Q's are on but  $Q_R$  has more current than  $Q_I$

→ When  $V_{BB} < V_{IN} < V_{IH}$ , both Q's are on but  $Q_I$  has more current than  $Q_R$

\* VOL (output low voltage)

$$V_{IN} > V_{BB} \rightarrow V_{IH} = V_{BB} + 0.05V$$

$Q_I$  is on

$$V_E = V_{IN} - V_{BE,I}(ECL)$$

$$V_{BE,R} = V_{BB} - V_E = V_{BB} - V_{IN} + V_{BE,I}(ECL)$$

$$\begin{aligned} V_{BE,R} &= \cancel{V_{BB}} - (\cancel{V_{BB}} + 0.05) + V_{BE,I}(ECL) \\ &= V_{BE,I}(ECL) - 0.05 < V_{BE}(ECL) \end{aligned}$$

$\Rightarrow Q_R$  is off

$$I_{CR} = 0$$

$$I_{CI} = I_{RE} = \frac{V_{IN} - V_{BE,I}(ECL) + V_{EE}}{R_E}$$

$$V_{OL} = V_{CC} - I_{CI} R_{CI}$$

$$= V_{CC} - \frac{V_{IN} - V_{BE,I}(ECL) + V_{EE}}{R_E} R_{CI}$$

$\Rightarrow$  As input increases  $Q_I$  reaches saturation ( $Q_R$  does not saturate since  $V_{BB}$  is constant)

$V_S = V_{IN}$  when  $Q_I$  saturates

$$V_O(V_S) = V_{INV} = V_{CC} - \frac{R_{CI}}{R_E} [V_S - V_{BE}(sat) - V_{EE}] \dots \textcircled{1}$$

$$- V_{IN} + V_{BE,I}(sat) + V_{INV} = 0$$

$$V_O(V_S) = V_{INV} = \cancel{V_{IN}}^{V_S} - V_{BE,I}(sat) \dots \textcircled{2}$$

Solve  $\textcircled{1}$  and  $\textcircled{2}$  for  $V_O(V_S)$  and  $V_S$



$$V_s = \frac{V_{cc} + V_{BC, I}(\text{sat}) + \frac{R_{C, I}}{R_E} (V_{BE}(\text{sat}) - V_{EE})}{1 + \frac{R_{C, I}}{R_E}}$$

Find  $V_o$  from either (1) or (2)


$$\Rightarrow V_o = V_s - V_{BC, I}(\text{sat})$$

## DIGITAL ELECTRONICS

ex 11.1 Find critical voltages  $V_{CC} = 5V$ ,  $-V_{EE} = \text{gnd} = 0$

$$V_{BB} = 2.6V, R_{CI} = R_{CR} = R_E = 1k, V_{BE}(ECL) = 0.75V$$

$$V_{BC}(\text{sat}) = 0.6V$$



$$\rightarrow V_{OH} = V_{CC} = 5V$$

$$\rightarrow V_{IL} = V_{BB} - 0.05 = 2.55V$$

$$\rightarrow V_{IH} = V_{BB} + 0.05 = 2.65V$$

$$\rightarrow V_{OL} = V_{CC} - \frac{R_{CI}}{R_E} [V_{IN} - V_{BE}(ECL) + V_{EE}]$$

$$V_{OL} = 3.1V$$

$$V_S = \frac{V_{CC} + V_{BC}(\text{sat}) + \frac{R_{CI}}{R_E} [V_{BE}(\text{sat}) - V_{EE}]}{1 + \frac{R_{CI}}{R_E}} = 3.2V$$

\* @  $V_{IN} = 4V$

$$V_{INV} = V_{IN} - V_{BC}(\text{sat})$$


$$= 3.4V$$

\* Q<sub>R</sub> has fixed input at Base  $\Rightarrow$  does not saturate

## \* ADVANTAGES OF ECL Switch

- ① Low sensitivity to noise because of the differential nature of the circuit
- ② Current drawn from power supply is constant during switching
- ③ O/p is referenced to  $V_{CC}$ , and if  $V_{CC}$  is replaced with ground with decreasing  $V_{EE}$ , o/p will be more stable.

## 11.4 Basic ECL NOR/OR Gate



### \* Any input high

Corresponding  $Q_I$  is on, current flows in  $R_{CI}$ ,  $Q_R$  is off

$V_{NOR}$  low,  $V_{OR}$  high

\* All inputs low


$Q_I$ 's are off,  $Q_R$  is on,  $I_{RCI} = 0$

$V_{NOR}$  high,  $V_{OR}$  low

A	B	NOR	OR
0	0	1	0
0	1	0	1
1	0	0	1
1	1	0	1

11.5 MECLII NOR/OR Gate with Buffers

motorola



→ Buffers :-  $Q_{BN}, Q_{BO}$  always FA

\* Provide high o/p current and low o/p resistance → FAN-OUT high

\* Do not saturate ⇒ time-delay is low for some ECL cts instant.

\* High switching capability

\* o/p at current switch is level shifted by  $V_{BE, BN}$  (ECL) so that inputs & outputs are compatible

### \* DISADVANTAGES

- High power dissipation
- Large current spikes, with the decreased switching time  
↳  $V_{CC}$  is replaced by GND, and power supplies NOR H & OR L buffers are isolated from rest of the circuit

### 11.6 MECL I Voltage Transfer ch.

\*  $V_{OH}$   $Q_I$  off,  $Q_R$  on (input low)

$$V_{OH} = V_{NOR} = 0 - I_{B, BN} R_{CI} - V_{BE, BN}(ECL)$$

$$-0 + I_{B, BN} R_{CI} + V_{BE, BN} + \frac{I_{E, BN}}{(1+\beta_F)} R_{DN} - V_{EE} = 0$$


$$I_{B, BN} = \frac{V_{EE} - V_{BE, BN}}{R_{CI} + R_{DN}(1+\beta_F)}$$

\*  $V_{IL}$ ,  $V_{IH}$

Like for current switch

$$V_{IL} = V_{BB} - 0.05$$

$$V_{IH} = V_{BB} + 0.05$$





\* V<sub>OL</sub> input high Q<sub>I</sub> on, Q<sub>R</sub> off

Ignore I<sub>B, BN</sub> → I<sub>RCI</sub> ≈ I<sub>RE</sub>

$$I_{RE} = \frac{V_{IN} - V_{BE, I} + V_{EE}}{V_{IH} R_E}$$

$$V_{OL} = V_{NOR} = 0 - I_{RE} R_{CI} - V_{BE, BN} (ECL)$$

\* V<sub>S</sub> when Q<sub>I</sub> saturates

$$V_S = \frac{V_{BC} (sat) + \frac{R_{CI}}{R_E} [V_{BE} (sat) - V_{EE}]}{1 + \frac{R_{CI}}{R_E}}$$

$$V_{B, BN} = V_{IN} - V_{BC, I} (sat)$$

$$\begin{aligned} V_{NOR} (V_S) &= V_{B, BN} - V_{BE, BN} (ECL) \\ &= V_S - V_{BC, I} (sat) - V_{BE, BN} (ECL) \end{aligned}$$

# DIGITAL ELECTRONICS

\* Noise sensitivity :- quantifies the effects of input variations


$$NSH = V_{OH} - V_M$$

$$NSL = V_M - V_{OL}$$

\* Noise immunity :-  $\frac{\text{sensitivity}}{\text{logic swing}}$

$$NIH = \frac{NSH}{LS}$$

$$NIL = \frac{NSL}{LS}$$



ex 11.2 Find  $LS$ , noise margins, noise immunities

$$V_{BB} = -1.175 \text{ V}, \quad V_{OH} = -0.76 \text{ V}, \quad V_{OL} = -1.55 \text{ V}$$

$$V_{IL} = -1.225 \text{ V}, \quad V_{IH} = -1.125 \text{ V}, \quad V_s = -0.29 \text{ V}$$

$$\rightarrow LS = -0.76 - (-1.55) = 0.79 \text{ V}$$


$$\rightarrow NMH = -0.76 - (-1.125) = 0.365 \text{ V}$$

$$\rightarrow NML = -1.225 - (-1.55) = 0.325 \text{ V}$$

$$\rightarrow NIH = \frac{-0.76 - (-1.175)}{0.79} = 0.53 \text{ V}$$


$$\rightarrow NIL = \frac{-1.175 - (-1.55)}{0.79} = 0.475 \text{ V}$$

$$V_{BB} = V_M$$



### 11.7 MECLI Fan-out

- \* Output at NOR Driver, input at  $Q_I$
- \* During low input, no current in  $Q_I \Rightarrow$  fan-out  $\approx \infty$  not acceptable



$$I_{OH} = I_{E,BN} - I_{RDN}$$

$$I_{E,BN} = I_{B,BN} (\beta_F + 1)$$

$$I_{B,BN} = \frac{0 - V_{BE,BN}(ECL) - (V_{OH})}{R_{CI}}$$


$$I_{RDN} = \frac{V_{OH} + V_{EE}}{R_{DN}}$$

$$I'_{IH} = I'_{B,I} = \frac{I'_{E,I}}{\beta_F + 1}$$

$$I'_{E,I} = I'_{RE} = \frac{V_{OH} - V_{BE,I}(ECL) + V_{EE}}{R_{E'}}$$

⇒ Unlike TTL, where drivers do sink the load current, and thus does not affect the outputs voltage, the ECL load drags current from the ECL's driver, which decreases the drivers output voltage ⇒ voltage at output of driver must be kept at  $V_{OH}$

# 11.8 MECL Power Dissipation



\* NOR High  $\rightarrow$  (NOH)

Input low

$$I_{RD_0} (OH) = \frac{V_{OL} + V_{EE}}{R_{D_0}}$$

$$I_{RE} (OH) = \frac{V_{BB} - V_{BE,R} + V_{EE}}{R_E}$$

$$I_{RDN} (OH) = \frac{V_{OH} + V_{EE}}{R_{DN}}$$

$$I_{EE} (OH) = \sum I_S$$



\* NOR Low (NOL)

$$I_{R_{D_0}}(OL) = \frac{V_{OH} + V_{EE}}{R_{D_0}}$$

$$I_{R_E}(OL) = \frac{V_{IH} - V_{BE,I}(ECL) + V_{EE}}{R_E}$$

$$I_{R_{DN}}(OL) = \frac{V_{OL} + V_{EE}}{R_{DN}}$$

$$I_{EE}(OL) = \sum I_S$$

$$\Rightarrow P_{EE}(avg) = V_{EE} * \frac{I_{EE}(OL) + I_{EE}(OH)}{2}$$





# DIGITAL ELECTRONICS

## CH. 16 Metal Oxide Semiconductor FET




### N-channel MOSFET

#### 16.3 Modes of operation

#### N-CHANNEL



#### P-CHANNEL



## \* N-channel

### Threshold Voltage

$V_{GS} > V_{TN}$  ,  $V_{DS} > 0$  for current to flow from drain to source

#### ① Cut-off

$$V_{GS} < V_{TN} , I_D = 0$$

#### ② Linear mode

$$V_{GS} > V_{TN} , V_{DS} < V_{DS}(\text{sat})$$
$$V_{DS} < V_{GS} - V_{TN}$$

$\Rightarrow I_D(\text{lin}) = \mu C_{ox} \frac{W}{L} \left[ (V_{GS} - V_{TN}) V_{DS} - \frac{V_{DS}^2}{2} \right]$  ,  $\mu C_{ox} \frac{W}{L}$ : transconductance parameter


#### ③ Saturation mode

$$V_{GS} > V_{TN}$$

$$V_{DS} \geq V_{DS}(\text{sat})$$

$$V_{DS} \geq V_{GS} - V_{TN}$$

$$I_D(\text{sat}) = \frac{\mu C_{ox}}{2} \frac{W}{L} (V_{GS} - V_{TN})^2$$



## 16.4 MOSFET Transconductance

$$k = \mu C_{ox}' \frac{w}{L}$$

\*  $\mu$  : mobility

\*  $C_{ox}'$  : capacitance for oxide


$$k' = \mu C_{ox}'$$

→  $w, L$  = width & length of gate

$$C_{ox}' = \frac{\epsilon_{ox}}{t_{ox}}$$

\*  $\epsilon_{ox}$  : permittivity for oxide


\*  $t_{ox}$  : thickness



enhancement :  $V_{TN} + w$

depletion :  $V_{TN} - w$

## 16.6 P-channel MOSFET



① Cut-off mode

$$V_{SG,P} < -V_{T,P}$$

$V_{T,P}$  : enhancement -ve  
depletion +ve

$$I_{D,P} (\text{off}) = 0$$

③

② Linear mode

$$V_{SG,P} \geq -V_{T,P}$$

$$V_{SD,P} < \underbrace{V_{SG,P} + V_{TP}}_{\rightarrow V_{SD,P}(\text{sat})}$$

$$I_{D,P}(\text{lin}) = K_p \left[ (V_{SG,P} + V_{TP})V_{SD,P} - \frac{V_{SD,P}^2}{2} \right]$$

③ Saturation mode


$$V_{SG,P} \geq -V_{T,P}$$

$$V_{SD,P} \geq \frac{V_{SG,P} + V_{TP}}{V_{SD,P}(\text{sat})}$$

$$I_{D,P}(\text{sat}) = \frac{K}{2} (V_{SG,P} + V_{TP})^2$$

CH. 17 Introduction to MOSFET Digital Circuits


General NMOS inverter



$$\left. \begin{aligned} V_{IN} &= V_{GS} \\ V_{out} &= V_{DS} \\ I_D &= I_L \end{aligned} \right\} \text{VTC}$$



## 17.2 Zero Drain Current active MOSFET



→  $V_{DS}$  small but +ve

→  $I_D \approx 0$   $V_{DS} < V_{DS}(sat)$   
active

→  $V_{DS} < V_{GS} - V_T$

→  $V_{DS} > 0 \rightarrow V_{GS} - V_T > 0 \rightarrow V_{GS} > V_T \Rightarrow$  ON in active mode

\* By increasing the value of  $R_L$ ,  $I_D \approx 0$  and transistor is in active mode if  $V_{GS}$  large enough.

► Analytically ◄

$$I_D(\text{lin}) = k \left[ (V_{GS} - V_{TN}) V_{DS} - \frac{V_{DS}^2}{2} \right]$$

$$0 = k \left[ \quad \quad \quad \right]$$

when  $V_{DS} = 0$ ,  $I_D = 0$  solution ① ✓

$V_{DS} = 2(V_{GS} - V_{TN})$  solution ② ✗  
↳  $V_{DS}(sat)$

$V_{DS} > 2 V_{DS}(sat)$  does not apply

ex 17.1 Find the resistance of D-S channel ( $R_{DS}$ ) for

$V_{GS} = 5V$ ,  $V_{TN} = 1V$ ,  $K = 40 \mu A/V^2$  & when

$V_{DS} =$  (a)  $3V$

(b)  $0V$

(a)  $V_{DS} = 3V$

$$I_D = K \left[ (V_{GS} - V_{TN}) V_{DS} - \frac{V_{DS}^2}{2} \right]$$

$$R_{DS} = \frac{dV_{DS}}{dI_D}$$

$$\frac{dI_D}{dV_{DS}} = K \left[ (V_{GS} - V_{TN}) - V_{DS} \right]$$

$$R_{DS} = \frac{1}{K \left[ (V_{GS} - V_{TN}) - V_{DS} \right]}$$

$$R_{DS} \Big|_{V_{DS}=3} = \frac{1}{40 \mu A \left[ (5-1) - 3 \right]} = 25 \text{ k}\Omega$$

(b)  $V_{DS} = 0V$

$$R_{DS} \Big|_{V_{DS}=0V} = \frac{1}{40 \mu A \left[ (5-1) - 0 \right]} = 6.25 \text{ k}\Omega$$



\* As  $V_{DS}$  decreases,  $R_{DS}$  decreases and MOSFET conductance increases  $\Rightarrow$  for higher conductivity, less  $V_{DS}$  is used.

$\rightarrow$  NMOS is used as a pull-down circuit.

(6)

ex 17.2  $V_{DD} = 10V$ ,  $R_L = 1k\Omega$ ,  $K_0 = 2mA/V^2$ ,  $V_T = 1$

Draw VTC.




~~VDD~~

$$I_D = \frac{V_{DD} - V_{DS}}{R_L}$$

@  $V_{DS} = 0 \rightarrow I_D = \frac{V_{DD}}{R_L}$

@  $I_D = 0 \rightarrow V_{DS} = V_{DD}$



Lin :  $I_D$  (lin) } solve for both variable  $V_{GS} = 1, V_{DS} = 0$   
 $V_{DS}$  }  $V_{GS} = 2, V_{DS} = 1$   
 $V_{GS} = 3, V_{DS} = 2$

Set :  $I_D$  (set)  $\Rightarrow$  find  $V_{DS}$

## DIGITAL ELECTRONICS

\* Partial differential of an NMOS  $I_D$  expression

ex 17.4 for a linear mode

$$I_D(\text{lin}) = \kappa \left[ (V_{GS} - V_T) V_{DS} - \frac{V_{DS}^2}{2} \right]$$

$$dI_D(V_{GS}, V_{DS}) = \frac{dI_D}{dV_{GS}} dV_{GS} + \frac{dI_D}{dV_{DS}} dV_{DS} \rightarrow \text{to know the slope}$$

$$\frac{dI_D}{dV_{GS}} = \kappa V_{DS}$$

$$\frac{dI_D}{dV_{DS}} = \kappa [ (V_{GS} - V_T) - V_{DS} ]$$


$$dI_D(V_{GS}, V_{DS}) = \kappa V_{DS} dV_{GS} + \kappa [ V_{GS} - V_T - V_{DS} ] dV_{DS}$$

### 17.6 Power Dissipation

- \* high load resistance  $\rightarrow$  low current  $\rightarrow$  low power dissipation
- \* MOSFET ccts have the lowest power dissipation amongst all digital circuits.



## # Static Power Dissipation (avg) [H, L]



$$P_{D(\text{avg})}^{\text{stat}} = V_{DD} \frac{I_{DD(\text{OH})} + I_{DD(\text{OL})}}{2}$$

## # Dynamic Power Dissipation (avg) [transient $P_D$ - between H & L]

In BJT is neglected, because it is small compared to  $P_{D(\text{stat})}$

$$P_{D, \text{dyn}} = C_L \nu V_{DD}^2$$

$\rightarrow C_L$ : total load capacitance

$\rightarrow \nu$ : the frequency at which gate is switched (Hz)

$$P_{\text{tot}} = P_{\text{dyn}} + P_{\text{stat}}$$

ex 17.5  $V_{DD} = 5V$ ,  $\nu = 0.5 \text{ MHz}$ ,  $C_L = 10 \text{ pF}$ ,  $I_{DD(\text{OH})} = 5 \mu\text{A}$


$I_{DD(\text{OL})} = 100 \mu\text{A}$ . Find  $P_T$

$$P_{DD(\text{stat})} = \frac{100 \mu + 5 \mu}{2} \times 5 = 262 \mu\text{W}$$

$$P_{\text{dyn}} = 10 \text{ p} \times 0.5 \text{ M} \times 25 = 125 \mu\text{W}$$

$$P_T = 262 \mu + 125 \mu = 387 \mu\text{W}$$

# 17.7 Fan-out



\* Current at gate = 0

→ current can not restrict fan-out

\* fan-out is restricted by propagation delay which is determined by  $C_L$


① During charging load (o/p L → H) (i/p H → L)

$$I_L = I_D = I_{CL} = C_L \frac{dV_{out}}{dt}$$

② During discharging of  $C_L$  (o/p H → L) (i/p L → H)

$$I_{CL} = C_L \frac{dV_{out}}{dt} = I_L - I_D$$

$$I_L < I_D \Rightarrow I_{CL} \text{ is -ve} \Rightarrow I_{CL} = -C_L \frac{dV_{out}}{dt}$$



linear conducting  
pull-down

ex 17.6 Find maximum  $C_L$  if  $I_{CRG} = 50 \mu A$ ,  $I_{DISC} = -20 \mu A$

$$\Delta t = 1 \mu s, V_{OL} = 0.5 V, V_{OH} = 5 V$$

SOLUTION :-

$$I_c = C \frac{dV_{out}}{dt} \Rightarrow I_c = C \frac{\Delta V_{out}}{\Delta t}$$

$$dt = C \frac{dV_{out}}{I_c} \quad \text{assume low variation in } I_c$$

$$\int_{t_1}^{t_2} dt = \frac{C}{I_c} \int_{V_1}^{V_2} dV_{out} \rightarrow t \Big|_{t_1}^{t_2} = \frac{C}{I_c} V_{out} \Big|_{V_1}^{V_2}$$

$$\Delta t = \frac{C}{I_c} \Delta V_{out} \quad \neq$$

$$C = I_c \frac{\Delta t}{\Delta V_{out}}$$

$$\Rightarrow C_{CRG} = 50 \mu A \times \frac{1 \mu s}{(5 - 0.5)} = 11.1 \text{ pF}$$

$$\Rightarrow C_{DISC} = -20 \mu A \times \frac{1 \mu s}{(0.5 - 5)} = 4.44 \text{ pF}$$

CRG  
\* If we choose  $C = 11.1 \text{ pF}$  then  $\Delta t = \frac{11.1 \times 10^{-12} \times 4.5}{50 \times 10^{-6}} = 1 \mu s$

DISC  
\* If we choose  $C = 11.1 \text{ pF}$  then  $\Delta t = \frac{11.1 \times 10^{-12} \times (-4.5)}{-20 \times 10^{-6}} = 2.5 \mu s$

$\therefore$  We can't use  $C_L = 11.1 \text{ pF}$

(4)

\* If we choose  $C_L = 4.44 \text{ pF}$  then  $\Delta t$  at discharging will be  $1 \mu\text{s}$  and at charging it will be even less.

⇒  $C_L = 4.44 \text{ pF}$  is the max  $C_L$  allowed

→ High-to-low transition limits the value of  $C_L$ , which is obvious since discharge current is less than the charge current


⇒ FAN-OUT :- is the max load capacitance that can be driven and maintain an acceptable switching time.



# DIGITAL ELECTRONICS

## CH. 19 Saturation Enhancement only loaded

### NMOS Inverter



$$V_{IN} = V_{GS,0}$$

$$V_{out} = V_{DS,0} = V_{DD} - V_{DS,L}$$

$$V_{GS,L} = V_{DS,L}$$

$$V_{out} = V_{DD} - V_{GS,L}$$

$$V_{GS,L} > V_{GS,L} - V_{T,L}$$

$$V_{DS,L} > \underline{V_{GS,L} - V_{T,L}}$$

↳  $V_{DS,L}(\text{sat})$

\*  $N_L$  operates in the saturation region, no matter in what mode  $N_O$  is operating

### 19.1 - 19.3 NMOS Inverter VTC

\*  $V_{OH}$   $V_{IN} < V_{T,0}$ ,  $N_O$  is off

$$I_{D,0}(\text{off}) = I_{D,L}(\text{sat}) = 0$$

$$\frac{K_L}{2} (V_{GS,L} - V_{T,L})^2 = 0 \rightarrow V_{GS,L} = V_{T,L} = V_{DS,L}$$

$$V_{out} = V_{DD} - V_{GS,L} \rightarrow \boxed{V_{OH} = V_{DD} - V_{T,L}}$$



\*  $V_{IL}$

at  $V_{IN} = V_{T,0}$

No turns to sat region and

$V_{IL} = V_{T,0}$  at edge of conductance

→ at  $V_{IN} > V_{T,0}$

No is sat and  $N_L$  is sat


$I_{D,L}(sat) = I_{D,0}(sat)$

$\frac{K_L}{2} (V_{GS,L} - V_{T,L})^2 = \frac{K_0}{2} (V_{GS,0} - V_{T,0})^2$

$V_{GS,0} = V_{IN}$

$V_{GS,L} = V_{DS,L} = V_{DD} - V_{out}$  in the previous equation

بعد التقوية



→  $\frac{K_L}{2} (V_{DD} - V_{out} - V_{T,L})^2 = \frac{K_0}{2} (V_{IN} - V_{T,0})^2$

SOLVE FOR  $V_{out}$

$V_{out} = -\sqrt{\frac{K_0}{K_L}} V_{IN} + V_{T,0} \sqrt{\frac{K_0}{K_L}} + V_{DD} - V_{T,L}$

during transformation from  $H$  to  $L$

\* Output drops linearly with  $-\sqrt{\frac{K_0}{K_L}}$

\* The larger  $\frac{K_0}{K_L}$ , the steeper the transition is.

\*  $V_M$  (middle voltage)

when  $V_{IN} = V_{out} = V_M$  ( $N_0$  &  $N_L$  sat)

NOTE  
MOSFET:-  
 $V_{IN} \rightarrow 1^{\circ}$  sat,  $2^{\circ}$  lin  
BJT:-  
 $V_{IL} \rightarrow 1^{\circ}$  lin,  $2^{\circ}$  sat (FA)

In one set  $V_{IN} = V_{out} = V_M$  and solve for  $V_M$

$$V_M = \frac{V_{DD} - V_{T,L} + V_{T,O} \sqrt{\frac{K_O}{K_L}}}{1 + \sqrt{\frac{K_O}{K_L}}}$$

\*  $V_{IH}$  NL sat, No is linear,

$$I_{D,L}(\text{sat}) = \frac{K_L}{2} (V_{GS,L} - V_{T,L})^2$$

$$V_{GS,L} = V_{DD} - V_{out}$$

$$I_{D,O}(\text{lin}) = K_O \left[ (V_{GS,O} - V_{T,O}) V_{DS,O} - \frac{V_{DS,O}^2}{2} \right]$$

$$V_{GS,O} = V_{IN}$$

$$V_{DS,O} = V_{out}$$

$$\rightarrow I_{D,O}(\text{lin}) = K_O \left[ (V_{IN} - V_{T,O}) V_{out} - \frac{V_{out}^2}{2} \right]$$

$$\rightarrow I_{D,L}(\text{sat}) = \frac{K_L}{2} (V_{DD} - V_{out} - V_{T,L})^2$$

$$dI_{D,O} = \frac{dI_D}{dV_{IN}} * dV_{IN} + \frac{dI_D}{dV_{out}} * dV_{out} \quad \dots (2)$$

$$dI_{D,L} = \frac{dI_D}{dV_{out}} * dV_{out} \quad \dots (3)$$

Let (2) = (3) and solve for  $\frac{dV_{out}}{dV_{in}}$

$$\frac{dI_{D,O}}{dV_{IN}} dV_{IN} = \frac{dI_{D,L}}{dV_{out}} * dV_{out} - \frac{dI_{D,O}}{dV_{out}} * dV_{out}$$

$$\Rightarrow \frac{dV_{out}}{dV_{IN}} = \left( \frac{dI_{D,0}}{dV_{IN}} \right) / \left( \frac{dI_{D,L}}{dV_{out}} - \frac{dI_{D,0}}{dV_{out}} \right) = -1$$

Substitute for the partial derivatives and solve for  $V_{out}$

$$V_{out} (V_{IN}^{V_{IH}}) = \frac{K_0 (V_{IN}^{V_{IH}} - V_{T,0}) + K_L (V_{DD} - V_{T,L})}{2K_0 + K_L} \dots \textcircled{4}$$

From quadratic equations, find another relation between  $V_{out}$  &  $V_{IN}$  and with eq.  $\textcircled{4}$  solve for  $V_{out}$  &  $V_{IH}$

$$V_{IH} = V_{T,0} + \frac{2(V_{DD} - V_{T,L})}{\sqrt{\frac{3K_0}{K_L} + 1}}$$

Use eq.  $\textcircled{4}$  to find  $V_{out}$  at  $V_{IH}$

\*  $\boxed{V_{OL}}$   $N_L$  sat, No linear

$$I_{D,L}(\text{sat}) = I_{D,0}(\text{lin})$$

$$I_{D,L}(\text{sat}) = \frac{K_L}{2} (V_{GS,L} - V_{T,L})^2 = K_0 \left[ (V_{GS,0} - V_{T,0}) V_{DS,0} - \frac{V_{DS,0}^2}{2} \right] = I_{D,0}$$

$$V_{GS,L} = V_{DD} - V_{out}$$

$$V_{GS,0} = V_{IN}$$

$$V_{DS,0} = V_{out}$$

$\textcircled{4}$

$$V_I(\text{high}) \neq V_{IH}$$


$$\begin{aligned} \text{Let } V_I(\text{high}) &= V_{OH}(\text{previous stage}) \\ &= V_{DD} - V_{T,L} \end{aligned}$$

$$\rightarrow V_{GS,0} = V_{IN} = V_{DD} - V_{T,L}$$

$$\text{then } V_{OL} = \frac{K_L (V_{DD} - V_{T,L})^2}{2K_L (V_{DD} - V_{T,L}) + 2K_O (V_{DD} - V_{T,L} - V_{T,O})}$$

$$V_I(V_{OL}) = V_{DD} - V_{T,L}$$

### Graphical Solution



\* at point (Y)

$$V_{DS,0} = 0$$

$$I_{D,L}(\text{sat}) = \frac{K_L}{2} (V_{GS,L} - V_{T,L})^2$$

$$V_{GS,L} = V_{DD} - V_{DS,0} \Rightarrow V_{GS,L} = V_{DD}$$

$$I_{D,L}(\text{sat}) = I_{D,0} = \frac{K_L}{2} (V_{DD} - V_{T,L})^2$$

\* at point (X)

$$I_D = 0 = I_{D,L}(\text{sat})$$


$$0 = \frac{K_L}{2} (V_{GS,L} - V_{T,L})^2$$

$$V_{GS,L} = V_{T,L}$$

$$V_{DS,0} = V_{DD} - V_{GS,L} = V_{DD} - V_{T,L}$$




# DIGITAL ELECTRONICS



$$V_{OH} = V_{DD} - V_{TL}$$

$$V_{OH} = 5 - 1 = 4V$$

$$V_{DS,o(sat)} = V_{GS,o} - V_{T,o}$$



$$V_o(V_{IL})$$

$$HNM = V_{OH} - V_{IH}$$

$$LNM = V_{IL} - V_o(V_{IH})$$

## 19.5 Power Dissipation

\*  $I_{DD}(OH)$   $N_0$  (off),  $N_L$  (sat)

$$I_{DD}(OH) = I_{D,L}(sat) = I_{D,O}(off) = 0$$

\*  $I_{DD}(OL)$   $N_L$  (sat),  $N_0$  (lin)

$$I_{DD}(OL) = I_{D,L}(sat) = I_{D,O}(lin)$$

$$= K_0 \left[ (V_{GS,O} - V_{T,O}) V_{DS,O} - \frac{V_{DS,O}^2}{2} \right]$$

$$\Rightarrow \underline{P_{DD,stat}} = \frac{I_{DD}(OH) + I_{DD}(OL)}{2} V_{DD} = \frac{I_{DD}(OL)}{2} V_{DD}$$

$$\Rightarrow \underline{P_{DD,dyn}} = C_L \nu V_{DD}^2$$

\* read example 19.3

ex 19.1 find critical points  $V_{DD} = 10V$ ,  $\left(\frac{w}{L}\right)_0 = \frac{10 \mu m}{5 \mu m}$

$$\left(\frac{w}{L}\right)_L = \frac{5 \mu m}{15 \mu m}, \quad k' = 20 \mu A/V^2, \quad V_T = 1.2V \text{ for } N_0 \& N_L$$

$$\Rightarrow k = k' \frac{w}{L}$$

$$K_0 = \frac{10}{5} \times 20 \mu A/V^2 = 40 \mu A/V^2$$

$$\Rightarrow \frac{K_0}{K_L} = 6$$

$$K_L = \frac{5}{15} \times 20 \mu A/V^2 = 6.67 \mu A/V^2$$

$$V_{IL} = V_{T,0} = 1.2 \text{ V}$$

$$V_{OH} = V_{DD} - V_{T,L} = 10 - 1.2 = 8.8 \text{ V}$$

$$V_{OL} = 0.71 \text{ V}$$

$$V_{IH} = 4.6 \text{ V}$$

$$V_o(I_H) = 2.25 \text{ V}$$


$$V_M = 3.4 \text{ V}$$

from derived equations

## CH. 23

### 23.1 CMOS Inverter

complementary



$$* V_{IN} = V_{GS,N}$$

$$* V_{SG,P} = V_{DD} - V_{IN}$$

$$* V_{out} = V_{DS,N}$$

$$* V_{SD,P} = V_{DD} - V_{out}$$

N → off sat lin

P → lin sat off

## 23.1 - 23.4 VTC

\*  $V_{OH}$  input low at  $V_{IN} = 0$

$$V_{GS,N} = 0 < V_{TN} \rightarrow N_0 \text{ is off}$$

$$V_{SG,P} = V_{DD} - V_{IN} = V_{DD} > -V_{TP}$$

$$V_{SD,P} < \underbrace{V_{SD,P(sat)}}_{V_{SG,P} + V_{TP}} \rightarrow P_0 \text{ is linear}$$

$V_{DD} + V_{TP}$

$$I_{D,P}(\text{lin}) = I_{D,N}(\text{off}) = 0$$

$$0 = K_P \left[ (V_{SG,P} + V_{TP}) V_{SD,P} - \frac{V_{SD,P}^2}{2} \right]$$

$$V_{SD,P} = 0$$

$$V_{SD,P} = 2(V_{SG,P} + V_{TP}) \text{ not applicable}$$

$$* \underline{V_{out}} = V_{DD} - V_{SD,P} = V_{DD}$$

\*  $V_{OL}$  input high at  $V_{IN} = V_{DD}$

$$V_{GS,N} = V_{DD} \rightarrow N_0 \text{ is linear}$$

$$V_{SG,P} = V_{DD} - V_{IN} = V_{DD} - V_{DD}$$


$$V_{SG,P} < -V_{TP} \rightarrow P_0 \text{ is off}$$

$$I_{D,N}(\text{lin}) = I_{D,P}(\text{off}) = 0$$

$$K \left[ (V_{GS,N} - V_{TN}) V_{DS,N} - \frac{V_{DS,N}^2}{2} \right] = 0$$

$$V_{DS,N} = 0$$

$$* \underline{V_{out}} = V_{OL} = 0V$$



$$* P \text{ turns off at } V_{SG} < -V_{T,P}$$

$$V_{DD} - V_{IN} < -V_{T,P}$$

$$\Rightarrow V_{IN} > V_{DD} + V_{T,P}$$

$$* \boxed{V_m} \text{ mid point}$$

$$V_{IN} = V_{out} = V_m \rightarrow \text{both sat}$$

$$I_{D,P}(\text{sat}) = I_{D,N}(\text{sat})$$

$$\frac{K_P}{2} [V_{SG,P} + V_{T,P}]^2 = \frac{K_N}{2} [V_{GS,N} - V_{T,N}]^2$$

$\downarrow$   $V_{DD} - V_m$                        $\downarrow$   $V_m$

$$* \underline{V_m} = \frac{V_{DD} + V_{TP} + V_{TN} \sqrt{\frac{K_N}{K_P}}}{1 + \sqrt{\frac{K_N}{K_P}}}$$



\*  $V_{IL}$  N(sat), P(linear)

$$I_{D,N}(\text{sat}) = I_{D,P}(\text{lin})$$

$$\frac{K_N}{2} [V_{GS,N} - V_{T,N}]^2 = K_P [(V_{SG,P} - V_{T,P}) V_{SD,P} - \frac{V_{SD,P}^2}{2}]^2$$

$$\frac{K_N}{2} [V_{IN} - V_{T,N}]^2 = K_P [(V_{DD} - V_{IN} + V_{T,P})(V_{DD} - V_{out}) - \frac{(V_{DD} - V_{out})^2}{2}]$$

$$dI_{D,N}(V_{IN}) = dI_{D,P}(V_{IN}, V_{out})$$

$$dI_{D,N}(V_{IN}) = \frac{dI_{D,N}}{dV_{IN}} dV_{IN} \dots \textcircled{1}$$

$$dI_{D,P}(V_{IN}, V_{out}) = \frac{dI_{D,P}}{dV_{IN}} dV_{IN} + \frac{dI_{D,P}}{dV_{out}} dV_{out} \dots \textcircled{2}$$

$$\frac{dI_{D,N}}{dV_{IN}} dV_{IN} = \frac{dI_{D,P}}{dV_{IN}} dV_{IN} + \frac{dI_{D,P}}{dV_{out}} dV_{out} \Rightarrow \textcircled{1} = \textcircled{2}$$

$$\frac{dV_{out}}{dV_{IN}} = \frac{\frac{dI_{D,N}}{dV_{IN}} - \frac{dI_{D,P}}{dV_{IN}}}{\frac{dI_{D,P}}{dV_{out}}} = -1$$

$$\frac{dI_{D,N}}{dV_{IN}} - \frac{dI_{D,P}}{dV_{IN}} = - \frac{dI_{D,P}}{dV_{out}}$$

$$K_N (\overset{V_{IL}}{V_{IN}} - V_{T,N}) = K_P (V_{DD} - \overset{V_{out}(V_{IL})}{V_{out}}) = -K_P [-(V_{DD} - V_{IN} + V_{T,P}) + (V_{DD} - V_{out})]$$

$$\text{solve for } \underline{V_{IL}} = \frac{2V_{out} - V_{DD} + V_{T,P} + \frac{K_N}{K_P} V_{T,N}}{1 + \frac{K_N}{K_P}}$$

and  $V_{out}(V_{IL})$  is found from

$$I_{D,N}(\text{sat}) = I_{D,P}(\text{lin})$$

$$\frac{K_N}{2} (V_{IN} - V_{T,N})^2 = K_P \left[ (V_{DD} - V_{IN} + V_{T,P})(V_{DD} - V_{out}) - \frac{(V_{DD} - V_{out})^2}{2} \right]$$

\*  $V_{IH}$   $P_o(\text{sat})$ ,  $N_o(\text{linear})$


$$I_{D,P}(\text{sat}) = I_{D,N}(\text{lin})$$

$$dI_{D,P}(\text{sat}) = dI_{D,N}(\text{lin})$$

solve for  $V_{IH}$ ,  $V_{out}(V_{IH})$

$$\underline{V_{IH}} = \frac{V_{DD} + V_{T,P} + \frac{K_N}{K_P} (V_{T,N} + 2V_{out})}{1 + \frac{K_N}{K_P}}$$

# DIGITAL ELECTRONICS



For symmetry:

①  $k_n = k_p$

$$\mu_n C_{ox} \left(\frac{w}{L}\right)_N = \mu_p C_{ox} \left(\frac{w}{L}\right)_P$$

$$\mu_n = 580$$

$$\mu_p = 230$$

$$580 \left(\frac{w}{L}\right)_N = 230 \left(\frac{w}{L}\right)_P$$

$$\Rightarrow \left(\frac{w}{L}\right)_P = 2.5 \left(\frac{w}{L}\right)_N$$

$$V_m - V_{IL} = V_{IH} - V_m$$

$$V_m = \frac{V_{DD}}{2}$$

Power dissipation



\* Static power dissipation = 0

for OH, IL  $P_{lin}$ ,  $N_{off}$   $I_D(OH) = 0$

for OL, IH  $P_{off}$ ,  $N_{lin}$   $I_D(OL) = 0$

$$P_{static} = 0$$

$$P_T = P_{dyn} = C_L \nu V_{DD}^2$$



### Example 23.3

design CMOS for symmetry (and check).  $V_{DD} = 5$ ,  $k_n' = 40 \frac{\mu A}{V^2}$

$$k_p' = 16 \frac{\mu A}{V^2}, \quad V_{TN} = 1, \quad V_{TP} = 1, \quad L_n = L_p = 2 \mu m$$

$$W_n = 4 \mu m$$

$$\frac{W_p}{L_p} = 2.5 \frac{W_n}{L_n} = 2.5 \times 4 \mu m = 10 \mu m$$

$$k_n = k_n' \left(\frac{W}{L}\right)_n = 40 \mu \left(\frac{4}{2}\right) = 80 \frac{\mu A}{V^2}$$

$$k_p = k_p' \left(\frac{W}{L}\right)_p = 16 \mu \frac{10}{2} = 80 \frac{\mu A}{V^2}$$

$$V_m - V_{IL} = V_{IH} - V_m$$

$$V_m = \frac{V_{DD}}{2} = 2.5 \text{ V}$$

$$V_m = \frac{5 + (-1) + 1 \sqrt{\frac{80}{80}}}{1 + \sqrt{\frac{80}{80}}}$$

$$= 2.5 \text{ V}$$

$$V_{IL} = \frac{2 V_{out}(V_{IL}) - 5(-1) + \frac{80}{80}(1)}{1 + \frac{80}{80}} = V_{out}(V_{IL}) - 2.5$$

$$\Rightarrow V_{out}(V_{IL}) = V_{IL} + 2.5$$

$$I_{Dp}(\text{lin}) = I_{Dn}(\text{sat})$$

$$K_L \left\{ (V_{GS} + V_{TN}) V_{DS} \dots \dots \right.$$

$$\left. \frac{80}{\mu} \left[ [5 - V_{IL} - 1] \left[ 5 - (V_{IL} + 2.5) - \frac{5 - (V_{IL} + 2.5)}{2} \right]^2 \right] \right\}$$

$$= \frac{80 \mu}{2} [V_{IL} - 1]^2$$

$$\Rightarrow V_{IL} = 2.125 \text{ V}$$

$$V_{IH} = \frac{5 - 1 + \frac{80}{80} [1 + 2 V_{out}(V_{IH})]}{1 + \frac{80}{80}}$$

$$V_{out}(V_{IH}) = V_{IH} - 2.5$$

$$I_{Dn}(\text{lin}) = I_{Dp}(\text{sat})$$



$$I_{DN}(\text{lin}) = I_{DP}(\text{sat})$$

$$80 \mu \left[ (V_{IH} - 1)(V_{IH} - 2.5) - \frac{(V_{IH} - 2.5)^2}{2} \right]$$

$$= \frac{80}{2} \mu \left[ 5 - V_{IH} - 1 \right]^2$$

$$\Rightarrow V_{IH} = 2.875 \text{ V}$$

$$V_m - V_{IL} = 2.5 - 2.125 = 0.375$$

$$V_{IH} - V_m = 2.875 - 2.5 = 0.375$$

Fan out :-

Fan out depends on load capacitance allowed, and still has an acceptable propagation delay.

$\Rightarrow t_{pHL}$ : propagation delay when output "H  $\rightarrow$  L" input "L  $\rightarrow$  H".

\* difference between input rising to 50% of max and output dropping to 50% of max.



$\Rightarrow t_{pLH}$ : time difference between input dropping to 50% and output rising to 50% of max.

$$\text{dis: } t_{pHL} = \left[ \frac{2 V_{TN}}{K_n (V_{DD} - V_{TN})^2} + \frac{1}{K_n (V_{DD} - V_{TN})} \ln \left( \frac{1.5 V_{DD} - 2 V_{TN}}{0.5 V_{DD}} \right) \right] C_L$$

$$\text{ch: } t_{pLH} = \left[ \frac{-2 V_{TP}}{K_p (V_{DD} + V_{TP})^2} + \frac{1}{K_p (V_{DD} + V_{TP})} \ln \left( \frac{1.5 V_{DD} + 2 V_{TP}}{0.5 V_{DD}} \right) \right] C_L$$

find  $C_L$  from both equations and choose smaller one.

$\rightarrow$  total capacitance of all loads.



## FAN-OUT for symmetry

Capacitance for single load.

$$C_{IN} = (w'_N L'_N + w'_P L'_P) C_{ox}$$

driver and load are identical.

$$C_L = F C_{IN} \quad \text{--- (1)}$$

↑  
Fanout

For symm.  $\left(\frac{w}{L}\right)_P = 2.5 \left(\frac{w}{L}\right)_N$

For simplicity let  $L_P = L_N$ .

$$\begin{aligned} C_{IN} &= (w_N L_N + 2.5 w_N L_N) C_{ox} \\ &= 3.5 w_N L_N C_{ox} \end{aligned}$$

$$k_N = k_P$$

$$k_N = \mu N C_{ox} \left(\frac{w}{L}\right) N \quad \text{--- (2)}$$

divide ① by ②

$$\frac{C_L}{K_N} = \frac{F C_{IN}}{\mu_n C_{ox} \frac{W_N}{L_N}}$$

$$= \frac{F (3.5) W_N L_N C_{ox}}{\mu_n C_{ox} \frac{W_N}{L_N}}$$

$$\frac{C_L}{K_N} = \frac{3.5 L_N^2 F}{\mu_n}$$

$$\Rightarrow F = \frac{\mu_n}{3.5 L_N^2} \left( \frac{C_L}{K_N} \right)$$

From tpHL equation

$$F = \frac{\mu_n t_p}{3.5 L^2 \left[ \frac{2 V_{TN}}{(V_{DD} - V_{TN})^2} + \frac{1}{V_{DD} - V_{TN}} \ln \left( \frac{1.5 V_{DD} - 2 V_{TN}}{0.5 V_{DD}} \right) \right]}$$

Cmos logic gate 24

Schmitt trigger 10

DA/AD converters ext

Multiplexers ext

RAM, ROM


Ch. 31 Ch. 32

# DIGITAL ELECTRONICS

## CH.24 CMOS Logic Gates

**24.2 - 24.4** NAND, AND, OR, NOR + AOI

### \* NAND CMOS Gate



\* NANDing: NMOS series  
PMOS parallel

\* NORing: NMOS parallel  
PMOS series

**NOTE!**  
→ P → bubble  
→ N → without bubble

### \* Output high state

Any or both inputs low

- ① Both inputs low  $NA, NB$  off  
 $PA, PB$  lin.

$$I_{DPA} + I_{DPB} = 0 \Rightarrow V_{SD,P} = 0 \Rightarrow V_{out} = V_{OH} = V_{DD}$$

- ② Any input low:  $VA \rightarrow L, VB \rightarrow H$   
 $NA$  off,  $NB$  off (no path to ground)

$$PB \text{ off, } PA \text{ lin} \Rightarrow I_{DPA}(\text{lin}) = 0 \Rightarrow V_{SDA} = 0 \Rightarrow V_{out} = V_{OH} = V_{DD}$$

③ Any input low:  $V_A \rightarrow H, V_B \rightarrow L$

$P_A$  off,  $P_B$  lin  $\Rightarrow V_{SDP} = 0$

$N_A$  floated,  $N_B$  off

$V_{out} = V_{OH} = V_{DD}$

④ All inputs high


$N_S$  lin,  $P_S$  off

$I_{DN} = I_{DP} = 0$

$V_{SDA} = 0 = V_{SDB}$

$V_{out} = V_{OL} = 0$

AND / NAND



A	B	$V_{O,NAND}$	$V_{O,AND}$
L	L	H	L
L	H	H	L
H	L	H	L
H	H	L	H

$\Rightarrow$  For summary


① Single input  $\frac{W_P}{L_P} = 2.5 \frac{W_N}{L_N}$

② 2 - inputs NAND gate  $2 \frac{W_P}{L_P} = 2.5 \frac{W_N}{L_N}$


③ i - inputs NAND gate  $i \frac{W_P}{L_P} = 2.5 \frac{W_N}{L_N}$



## \* AND CMOS Gate



## \* NOR CMOS Gate



\* **Vol**

All or inputs high

1° → All high Ps off, Ns lin

$$V_{DSNA} = V_{DSNB} = 0$$

$$V_{out} = V_{OL} = 0$$

2° → VA low, VB high


$$N_B \text{ is lin} \rightarrow V_{SD_B} = 0 \rightarrow V_o = V_{OL} = 0$$

Rest are off

3° → VA high, VB low

$$N_A \text{ is lin} \rightarrow V_{SD_A} = 0 \rightarrow V_o = V_{OL} = 0$$

Rest are off



\* **Voh**

All inputs low

Ns off, Ps lin

$$V_{SD} = 0$$

$$V_{out} = V_{OH} = V_{DD}$$


A	B	$V_{o,NOR}$	$V_{o,OR}$
L	L	H	L
L	H	L	H
H	L	L	H
H	H	L	H

→ For summary

\* 2-inputs NOR Gate  $\frac{W_P}{L_P} = 5 \frac{W_N}{L_N}$

\* i-inputs NOR Gate  $\frac{W_P}{L_P} = i \cdot 2.5 \frac{W_N}{L_N}$

# # AND-OR Inverter Logic Function AOI



\* Keep inversion until the end


\* Enough to look at NMOS or PMOS

for NMOS : in series AC  
BD

in parallel AC + BD




for PMOS : in parallel AC  
BD

in series AC + BD



H


ex Draw the function  $Y = (A+B+C)(DE+F)$  using CMOS





# Chapter (32) : Read Only memory

الأرجو < 17/15/17



32.1, 32.2 : Diode and BJT Rom.

GA, GB, GC, and GD are resistor OR gates.

Function: one single input is high at a time starting with V0

V0 = 1, rest = 0

$$V_{bit_0} = V_0 + V_1 + V_4 + V_5 = 1 + 0 + 0 + 0 = 1$$

$$V_{bit_1} = V_1 + V_3 + V_5 = 0 + 0 + 0 = 0$$

$$V_{bit_2} = V_2 + V_3 = 0 + 0 = 0$$



$$V_{bit_3} = V_4 + V_5 = 0 + 0 = 0$$


V <sub>0</sub>	1	0	0	0 ...
V <sub>1</sub>	0	1	0	0 ...
V <sub>2</sub>	0	0	1	0 ...
V <sub>3</sub>	0	0	0	1 ...
V <sub>4</sub>	0	0	0	0 ...
V <sub>5</sub>	0	0	0	0 ...

V <sub>out</sub>	(0001) <sub>2</sub>	(0011) <sub>2</sub>	(0100) <sub>2</sub>	(0110) <sub>2</sub>	(1001) <sub>2</sub>	(1011) <sub>2</sub>
	(1) <sub>10</sub>	(3) <sub>10</sub>	(4) <sub>10</sub>	(6) <sub>10</sub>	(9) <sub>10</sub>	(11) <sub>10</sub>

Output = V<sub>bit3</sub> V<sub>bit2</sub> V<sub>bit1</sub> V<sub>bit0</sub>  
 0 0 0 1

next, set V<sub>1</sub> = 1 and rest is logic zero and O/P.





Initially,  $V_{PRE}$  is set at low, and all  $V_N$ 's are low, PMOS are linear and  $V_{output}$  is high

$\Rightarrow$  Capacitance will charge to  $V_{DD}$ . Next  $V_{N0}$  is set at logic 1 and rest are 0. NMOS with input 1 is linear and  $V_{DSN} = 0$

Capacitors will discharge and O/P is logic zero, NMOS with logic zero will be off.




\* When all inputs of one gate are zero, all NMOS will be off and  $V_{out} = V_{OH} = V_{DD}$ , logic (1)

\* Before setting  $V_{N1} = 1$ , transistors need to be reset with all inputs (including  $V_{PRE}$ ) are set to zero, so that capacitors can charge to  $V_{DD}$ .

## Chapter 33: Random Access memory

33.1, 33.2: static RAM cell with transmission gate.


(MOSFET) Cross Coupled Inverter Latch.




RAM: Data can be read in a sequence independent of the order it was originally written.

SRAM: Maintains storage of Data as long as power applied to the semiconductor cell employing it is un-interrupted.

### Basic static RAM cell




$N_1$  and  $N_2$  are transmission



\* when input high  $N_1$  conducts  
\* when input low  $N_2$  is off

# DIGITAL ELECTRONICS



RAM cell

## \* Writing data into cell

To write data,  $WL = 1$

$NT_1$  &  $NT_2$  are on


→ if  $BL = 1$  ( $\overline{BL} = 0$ )  
 $MEM = 1$ ,  $\overline{MEM} = 0$


→ if  $BL = 0$  ( $\overline{BL} = 1$ )  
 $MEM = 0$ ,  $\overline{MEM} = 1$

## \* Reading data from cell

$WL = 1$ ,  $BL$  &  $\overline{BL}$  are allowed to read data from cell










# DIGITAL ELECTRONICS

## 10.6 Schmitt Trigger




Inverting Schmitt Trigger

\* VTC → Hysteresis loop inverting ST




\* Emitter Coupled Schmitt Trigger



\*  $V_{OL}$

$$I_{B_{S2}} + I_{C_{S2}} = I_{E_{S2}} = I_E$$

$$V_E = \frac{V_{CC} - V_{BE}(sat)}{R_{C_{S1}}} + \frac{V_{CC} - V_{CE}(sat)}{R_{C_{S2}}} \div \left( \frac{1}{R_{C_{S1}}} + \frac{1}{R_{C_{S2}}} + \frac{1}{R_E} \right)$$



$$V_{OL} = V_{CE_2}(sat) + V_E$$

Initial  $V_E$  from previous step

$$V_{IUS} = V_{BE_1}(FA) + V_E$$

$$\rightarrow V_{IUS} = \frac{V_{CC} - V_{BE_2}(sat)}{R_{C_{S1}}} + \frac{V_{CC} - V_{CE_2}(sat)}{R_{C_{S2}}} + V_{BE_1}(FA) \div \left( \frac{1}{R_{C_{S1}}} + \frac{1}{R_{C_{S2}}} + \frac{1}{R_E} \right)$$


$$V_{IDS} = \frac{V_{CC} + \left( \frac{R_{C_{S1}}}{R_E} + 1 \right) V_{BE_{S1}}(sat) - V_{BE_{S2}}(FA)}{\frac{R_{C_{S1}}}{R_E} + 1}$$

\*  $V_{OH}$

$Q_{B2} \rightarrow off$


$$V_{OH} = V_{CC}$$






$$V_{IU} = V_{IDS} - V_{\gamma}$$

$$V_{ID} = V_{IUS} - V_{\gamma}$$



from TTL ckt



$$V_{OH} = V_{CC} - V_{BE} - V_{D(on)}$$

$$V_{OL} = V_{CE(sat)}$$

