

COMPUTER ORGANIZATION AND DESIGN The Hardware/Software Interface



Chapter 1

Computer Abstractions and Technology

Dr. Bassam Jamil

[Adapted from *Computer Organization and Design*, Patterson & Hennessy, © 2012, UCB]

Course Textbook and Outline

Instructor: Dr. Bassam Jamil / E 3056 Textbook(s):

 Computer Organization and Design: The Hardware/Software Interface, 4th Edition, David Patterson and John Hennessy, Morgan Kaufmann. ISBN: 978-0-12-374493-7, 2012

Topics covered:

- Computer Abstractions and Technology
- Instructions: Language of the Computer
- Arithmetic for Computers
- The processor
- **Exploiting Memory Hierarchy** Chapter 1 — Computer Abstractions and Technology — 2

Grades

First Exam 25%

- Chap 1, 2, 3
- March 12

Second Exam 25%

- Chap 4
- April 14

Final

All material

The Computer Revolution

- Progress in computer technology
 - Underpinned by Moore's Law
- Makes novel applications feasible
 - Computers in automobiles
 - Cell phones
 - Human genome project
 - World Wide Web
 - Search Engines
- Computers are pervasive

Classes of Computers

- Desktop computers
 - General purpose, variety of software
 - Subject to cost/performance tradeoff
- Server computers
 - Network based
 - High capacity, performance, reliability
 - Range from small servers to building sized
 - Embedded computers
 - Hidden as components of systems
 - Stringent power/performance/cost constraints

The Processor Market



Chapter 1 — Computer Abstractions and Technology — 6

What You Will Learn

- How programs are translated into the machine language
 - And how the hardware executes them
- The hardware/software interface
- What determines program performance
 - And how it can be improved
- How hardware designers improve performance
- What is parallel processing

Understanding Performance

- Algorithm
 - Determines number of operations executed
- Programming language, compiler, architecture
 - Determine number of machine instructions executed per operation
- Processor and memory system
 - Determine how fast instructions are executed
- I/O system (including OS)
 - Determines how fast I/O operations are executed

Below Your Program

- Application software
 - Written in high-level language
- System software



- Compiler: translates HLL code to machine code
- Operating System: service code
 - Handling input/output
 - Managing memory and storage
 - Scheduling tasks & sharing resources

Hardware

Processor, memory, I/O controllers



Levels of Program Code

High-level language

- Level of abstraction closer to problem domain
- Provides for productivity and portability
- Assembly language
 - Textual representation of instructions
- Hardware representation
 - Binary digits (bits)
 - Encoded instructions and data



Components of a Computer





- Same components for all kinds of computer
 - Desktop, server, embedded

Input/output includes

- User-interface devices
 - Display, keyboard, mouse
- Storage devices
 - Hard disk, CD/DVD, flash
- Network adapters
 - For communicating with other computers

Anatomy of a Computer



Anatomy of a Mouse

- Optical mouse
 - LED illuminates desktop
 - Small low-res camera
 - Basic image processor
 - Looks for x, y movement
 - Buttons & wheel
- Supersedes roller-ball mechanical mouse







Chapter 1 — Computer Abstractions and Technology — 14

Opening the Box





Inside the Processor (CPU)

- Datapath: performs operations on data
- Control: sequences datapath, memory, ...
 - Cache memory
 - Small fast SRAM memory for immediate access to data



Inside the Processor

AMD Barcelona: 4 processor cores





Chapter 1 — Computer Abstractions and Technology — 17

Abstractions

The BIG Picture

- Abstraction helps us deal with complexity
 Hide lower-level detail
- Instruction set architecture (ISA)
 - The hardware/software interface
- Application binary interface
 - The ISA plus system software interface
- Implementation
 - The details underlying and interface

A Safe Place for Data

- Volatile main memory
 - Loses instructions and data when power off
- Non-volatile secondary memory
 - Magnetic disk
 - Flash memory
 - Optical disk (CDROM, DVD)







Networks

- Communication and resource sharing
 Local area network (LAN): Ethernet
 Within a building
- Wide area network (WAN: the Internet)
- Wireless network: WiFi, Bluetooth





Technology Trends

- Electronics technology continues to evolve
 - Increased capacity and performance
 - Reduced cost



DRAM capacity

Year	Technology	Relative performance/cost		
1951	Vacuum tube	1		
1965	Transistor	35		
1975	Integrated circuit (IC)	900		
1995	Very large scale IC (VLSI)	2,400,000		
2005	Ultra large scale IC	6,200,000,000		

Defining Performance

Which airplane has the best performance?



Response Time and Throughput

- Response time
 - How long it takes to do a task
- Throughput
 - Total work done per unit time
 - e.g., tasks/transactions/... per hour
 - How are response time and throughput affected by
 - Replacing the processor with a faster version?
 - Adding more processors?
 - We'll focus on response time for now...

Relative Performance

- Define Performance = 1/Execution Time
- "X is n time faster than Y"

 $Performan \omega_{x} / Performan \omega_{y}$

= Execution time_Y / Execution time_X = n

Example: time taken to run a program

- 10s on A, 15s on B
- Execution Time_B / Execution Time_A = 15s / 10s = 1.5
- So A is 1.5 times faster than B

Measuring Execution Time

Elapsed time

- Total response time, including all aspects
 Processing, I/O, OS overhead, idle time
- Determines system performance
- CPU time
 - Time spent processing a given job
 - Discounts I/O time, other jobs' shares
 - Comprises user CPU time and system CPU time
 - Different programs are affected differently by CPU and system performance

CPU Clocking

Operation of digital hardware governed by a constant-rate clock



Clock period: duration of a clock cycle

e.g., 250ps = 0.25ns = 250×10⁻¹²s

Clock frequency (rate): cycles per second

• e.g., 4.0GHz = 4000MHz = 4.0×10^9 Hz

Chapter 1 — Computer Abstractions and Technology — 26

CPU Time

```
CPU Time = CPU Clock Cycles × Clock Cycle Time
```

CPUClock Cycles Clock Rate

Performance improved by

- Reducing number of clock cycles
- Increasing clock rate
- Hardware designer must often trade off clock rate against cycle count

CPU Time Example

- Computer A: 2GHz clock, 10s CPU time
- Designing Computer B
 - Aim for 6s CPU time
 - Can do faster clock, but causes 1.2 × clock cycles
- How fast must Computer B clock be?

$$Clock Rate_{B} = \frac{Clock Cycles_{B}}{CPU Time_{B}} = \frac{1.2 \times Clock Cycles_{A}}{6s}$$

$$Clock Cycles_{A} = CPU Time_{A} \times Clock Rate_{A}$$

$$= 10s \times 2GHz = 20 \times 10^{9}$$

$$Clock Rate_{B} = \frac{1.2 \times 20 \times 10^{9}}{6s} = \frac{24 \times 10^{9}}{6s} = 4GHz$$

Chapter 1 — Computer Abstractions and Technology — 28

Instruction Count and CPI

ClockCycles=InstructionCount×CyclesperInstruction

CPUTime=InstructionCount×CPI×ClockCycleTime

Instruction Count×CPI

ClockRate

- Instruction Count for a program
 - Determined by program, ISA and compiler
- Average cycles per instruction
 - Determined by CPU hardware
 - If different instructions have different CPI
 - Average CPI affected by instruction mix

CPI Example

- Computer A: Cycle Time = 250ps, CPI = 2.0
- Computer B: Cycle Time = 500ps, CPI = 1.2
- Same ISA
- Which is faster, and by how much?

```
CPUTime_{A} = Instruction Count \times CPI_{A} \times Cycle Time_{A}
= I \times 2.0 \times 250 ps = I \times 500 ps \quad A \text{ is faster...}
CPUTime_{B} = Instruction Count \times CPI_{B} \times Cycle Time_{B}
= I \times 1.2 \times 500 ps = I \times 600 ps
CPUTime_{A} = \frac{I \times 600 ps}{I \times 500 ps} = 1.2 \quad ... \text{ by this much}
```

CPI in More Detail

If different instruction classes take different numbers of cycles

$$Clock Cycles = \sum_{i=1}^{n} (CPI_i \times Instruction Count_i)$$





CPI Example

 Alternative compiled code sequences using instructions in classes A, B, C

Class	А	В	С
CPI for class	1	2	3
IC in sequence 1	2	1	2
IC in sequence 2	4	1	1

- Sequence 1: IC = 5
 - Clock Cycles
 = 2×1 + 1×2 + 2×3
 = 10
 - Avg. CPI = 10/5 = 2.0

- Sequence 2: IC = 6
 - Clock Cycles
 = 4×1 + 1×2 + 1×3
 = 9
 - Avg. CPI = 9/6 = 1.5

Performance Summary

The BIG Picture



Performance depends on

- Algorithm: affects IC, possibly CPI
- Programming language: affects IC, CPI
- Compiler: affects IC, CPI
- Instruction set architecture: affects IC, CPI, T_c

Power Trends



In CMOS IC technology



Reducing Power

- Suppose a new CPU has
 - 85% of capacitive load of old CPU
 - 15% voltage and 15% frequency reduction

$$\frac{P_{new}}{P_{old}} = \frac{C_{old} \times 0.85 \times (V_{old} \times 0.85)^2 \times F_{old} \times 0.85}{C_{old} \times V_{old}^2 \times F_{old}} = 0.85^4 = 0.52$$

- The power wall
 - We can't reduce voltage further
 - We can't remove more heat
- How else can we improve performance?

Uniprocessor Performance


Multiprocessors

- Multicore microprocessors
 - More than one processor per chip
- Requires explicitly parallel programming
 - Compare with instruction level parallelism
 - Hardware executes multiple instructions at once
 - Hidden from the programmer
 - Hard to do
 - Programming for performance
 - Load balancing
 - Optimizing communication and synchronization

Manufacturing ICs



Yield: proportion of working dies per wafer

Chapter 1 — Computer Abstractions and Technology — 38

AMD Opteron X2 Wafer



X2: 300mm wafer, 117 chips, 90nm technology
X4: 45nm technology



Nonlinear relation to area and defect rate

- Wafer cost and area are fixed
- Defect rate determined by manufacturing process
- Die area determined by architecture and circuit design

SPEC CPU Benchmark

- Programs used to measure performance
 - Supposedly typical of actual workload
- Standard Performance Evaluation Corp (SPEC)
 - Develops benchmarks for CPU, I/O, Web, …

SPEC CPU2006

- Elapsed time to execute a selection of programs
 Negligible I/O, so focuses on CPU performance
- Normalize relative to reference machine
- Summarize as geometric mean of performance ratios
 - CINT2006 (integer) and CFP2006 (floating-point)



CINT2006 for Opteron X4 2356

Name	Description	IC×10 ⁹	CPI	Tc (ns)	Exec time	Ref time	SPECratio
perl	Interpreted string processing	2,118	0.75	0.40	637	9,777	15.3
bzip2	Block-sorting compression	2,389	0.85	0.40	817	9,650	11.8
gcc	GNU C Compiler	1,050	1.72	0.47	24	8,050	11.1
mcf	Combinatorial optimization	336	10.00	0.40	1,345	9,120	6.8
go	Go game (AI)	1,658	1.09	0.40	721	10,490	14.6
hmmer	Search gene sequence	2,783	0.80	0.40	890	9,330	10.5
sjeng	Chess game (AI)	2,176	0.96	0.48	37	12,100	14.5
libquantum	Quantum computer simulation	1,623	1.61	0.40	1,047	20,720	19.8
h264avc	Video compression	3,102	0.80	0.40	993	22,130	22.3
omnetpp	Discrete event simulation	587	2.94	0.40	690	6,250	9.1
astar	Games/path finding	1,082	1.79	0.40	773	7,020	9.1
xalancbmk XML parsing		1,058	2.70	0.40	1,143	6,900	6.0
Geometric me	ean		1				11.7

High cache miss rates

Chapter 1 — Computer Abstractions and Technology — 42

SPEC Power Benchmark

Power consumption of server at different workload levels

- Performance: ssj_ops/sec
- Power: Watts (Joules/sec)

$$Overall ssj_opsper Watt = \left(\sum_{i=0}^{10} ssj_ops \right) / \left(\sum_{i=0}^{10} power_i \right)$$



SPECpower_ssj2008 for X4

Target Load %	Performance (ssj_ops/sec)	Average Power (Watts)
100%	231,867	295
90%	211,282	286
80%	185,803	275
70%	163,427	265
60%	140,160	256
50%	118,324	246
40%	920,35	233
30%	70,500	222
20%	47,126	206
10%	23,066	180
0%	0	141
Overall sum	1,283,590	2,605
∑ssj_ops/ ∑power		493

Chapter 1 — Computer Abstractions and Technology — 44

Pitfall: Amdahl's Law

Improving an aspect of a computer and expecting a proportional improvement in overall performance



- Example: multiply accounts for 80s/100s
 - How much improvement in multiply performance to get 5x overall?

$$20 = \frac{80}{n} + 20$$
 • Can't be done!

Corollary: make the common case fast

Chapter 1 — Computer Abstractions and Technology — 45

Fallacy: Low Power at Idle

- Look back at X4 power benchmark
 - At 100% load: 295W
 - At 50% load: 246W (83%)
 - At 10% load: 180W (61%)
- Google data center
 - Mostly operates at 10% 50% load
 - At 100% load less than 1% of the time
- Consider designing processors to make power proportional to load

Pitfall: MIPS as a Performance Metric

MIPS: Millions of Instructions Per Second

- Doesn't account for
 - Differences in ISAs between computers
 - Differences in complexity between instructions



CPI varies between programs on a given CPU



Concluding Remarks

- Cost/performance is improving
 - Due to underlying technology development
- Hierarchical layers of abstraction
 - In both hardware and software
- Instruction set architecture
 - The hardware/software interface
- Execution time: the best performance measure
- Power is a limiting factor
 - Use parallelism to improve performance



COMPUTER ORGANIZATION AND DESIGN The Hardware/Software Interface



Chapter 2

Instructions: Language of the Computer

Dr. Bassam Jamil [Adapted from *Computer Organization and Design*, Patterson & Hennessy, © 2012, UCB]

Outline (Read Rest of Topics)

- 1. Instruction Set
- 2. Operations
- 3. Operands
- 4. Singed and Unsigned Numbers
- 5. Representing Instructions in the Computer
- 6. Logical Operations
- 7. Decision Instructions
- 8. Procedures
- 9. Communicating with People
- 10. MIPS Addressing for 32-Bit:Immediate and Addresses

- 11. Parallelism and Instructions: Synchronization
- **12. Translating and Starting a Program**
- 13 . A C Sort Example to Put It All Together
- **14. Arrays versus Pointers**
- **15. Arrays versus Pointers**
- **16. Real Stuff: ARM Instructions**
- **17. Real Stuff: x86 Instructions**
- **18. Fallacies and Pitfalls**
- **19. Concluding Remarks**

Instruction Set

- The repertoire of instructions of a computer
- Different computers have different instruction sets
 - But with many aspects in common
- Early computers had very simple instruction sets
 - Simplified implementation
- Many modern computers also have simple instruction sets

The Instruction Set Architecture (ISA)



The interface description separating the software and hardware



The MIPS Instruction Set

- Used as the example throughout the book
- Stanford MIPS commercialized by MIPS Technologies (<u>www.mips.com</u>)
- Large share of embedded core market
 - Applications in consumer electronics, network/storage equipment, cameras, printers, ...
- Typical of many modern ISAs
 - See MIPS Reference Data tear-out card, and Appendixes B and E

MIPS R3000 Instruction Set Architecture (ISA)

Instruction categories	Registers
 Computational Load/Store Jump and Branch Floating Point 	R0 - R31
 Coprocessor Memory Management 	PC HI LO

3 Instruction Formats: all 32 bits wide



Naming Conventions for Registers

Register preceded by \$ in assembly language instruction

Two formats for addressing:

- Register number e.g. \$0 through \$31
- Equivalent names (Naming convection) e.g. \$t1, \$sp

0 1	<pre>\$zero constant 0 (Hdware) \$at reserved for assembler</pre>	16	\$s0 callee saves A subroutine using one of these must save original and restore it before exiting
2	\$v0 expression evaluation &	23	\$s7
3	\$v1 function results	24	\$t8 temporary (cont'd)
4	\$a0 arguments (not preserved)	25	\$t9
5	\$a1	26	\$k0 reserved for OS kernel
6	\$a2	27	\$k1
7	\$a3	28	\$gp pointer to global area
8	\$t0 temporary: caller saves	29	\$sp stack pointer
	Caller saved if needed. Subroutines	30	\$fp frame pointer
15	can use w/out saving.	31	\$ra return address (Hdware

Instructions Families

Main instruction families:

Instruction class	MIPS examples					
Arithmetic	add, sub, addi					
Data transfer	lw, sw, lb, lbu, lh, lhu, sb, lui					
Logical	and, or, nor, andi, ori, sll, srl					
Cond. Branch	beq, bne, slt, slti, sltiu					
Jump	j, jr, jal					

Common MIPS Instructions

- Measure MIPS instruction executions in benchmark programs
 - Consider making the common case fast
 - Consider compromises

Instruction class	MIPS examples	SPEC2006 Int	SPEC2006 FP
Arithmetic	add, sub, addi	16%	48%
Data transfer	lw, sw, lb, lbu, lh, lhu, sb, lui	35%	36%
Logical	and, or, nor, andi, ori, sll, srl	12%	4%
Cond. Branch	beq, bne, slt, slti, sltiu	34%	8%
Jump	j, jr, jal	2%	0%

Chapter 2 — Instructions: Language of the Computer — 9

Review: MIPS Instructions

Category	Instr	ОрС	Example	Meaning
Data	load word	23	lw \$s1, 100(\$s2)	\$s1 = Memory(\$s2+100)
transfer	store word	2b	sw \$s1, 100(\$s2)	Memory(\$s2+100) = \$s1
(I format)	load byte	20	lb \$s1, 101(\$s2)	\$s1 = Memory(\$s2+101)
	store byte	28	sb \$s1, 101(\$s2)	Memory(\$s2+101) = \$s1
	load half	21	lh \$s1, 101(\$s2)	\$s1 = Memory(\$s2+102)
	store half	29	sh \$s1, 101(\$s2)	Memory(\$s2+102) = \$s1

Category	Instr	Op Code	Example	Meaning
Arithmetic	add	0 and 32	add \$s1, \$s2, \$s3	\$s1 = \$s2 + \$s3
(R & I format)	subtract	0 and 34	sub \$s1, \$s2, \$s3	\$s1 = \$s2 - \$s3
	add immediate	8	addi \$s1, \$s2, 6	\$s1 = \$s2 + 6
	or immediate	13	ori \$s1, \$s2, 6	\$s1 = \$s2 v 6
Uncond.	jump	2	j 2500	go to 10000
Jump (J & R format)	jump register	0 and 8	jr \$t1	go to \$t1
	jump and link	3	jal 2500	go to 10000; \$ra=PC+4

MIPS Reference Data Sheet

1

MIPS Reference Data

CORE INSTRUCTION SET



	MNE-				OPCODE/			
NAME	MON-	FOR-	ODER ATION (in Varila -)		FUNCT			
Add	add	R	R[rd] = R[rs] + R[rt]	(1)	0/20			
Add Immediate	addi	I	R[rd] = R[rd] + SignExtImm (1)	(1)	8.			
Add Imm Unsigned	addi	T	R[rt] = R[rs] + SignExtImin (1)	(2)	Ohex			
Add Ungigned	addiu	D	R[rd] = R[rs] + SignExtrimit	(2)	0/21			
Add Unsigned	aaau	R	R[rd] = R[rs] + R[rt]		$0/21_{hex}$			
And	and	R	R[rd] = R[rs] & R[rt]	(2)	0 / 24 _{hex}			
And Immediate	andi	1	R[rt] = R[rs] & ZeroExtImm	(3)	c _{hex}			
Branch On Equal	beq	Ι	PC=PC+4+BranchAddr	(4)	4 _{hex}			
Branch On Not Equal	bne	I	if(R[rs]!=R[rt]) PC=PC+4+BranchAddr	(4)	5 _{hex}			
Jump	j	J	PC=JumpAddr	(5)	2 _{hex}			
Jump And Link	jal	J	R[31]=PC+4;PC=JumpAddr	(5)	3 _{hex}			
Jump Register	jr	R	PC=R[rs]		0 / 08 _{hex}			
Load Byte Unsigned	lbu	I	R[rt]={24'b0,M[R[rs] +SignExtImm](7:0)}	(2)	0 / 24 _{hex}			
Load Halfword Unsigned	lhu	Ι	$R[rt] = \{16'b0, M[R[rs] + SignExtImm](15:0)\}$	(2)	0/25 _{hex}			
Load Upper Imm.	lui	Ι	$R[rt] = \{imm, 16'b0\}$		fhex			
Load Word	lw	Ι	R[rt] = M[R[rs]+SignExtImm]	(2)	0 / 23 _{hex}			
Nor	nor	R	$R[rd] = \sim (R[rs] R[rt])$		0/27 _{hex}			
Or	or	R	R[rd] = R[rs] R[rt]		0 / 25 _{hex}			
Or Immediate	ori	Ι	R[rt] = R[rs] ZeroExtImm	(3)	dhex			
Set Less Than	slt	R	R[rd] = (R[rs] < R[rt]) ? 1 : 0		0 / 2a _{hex}			
Set Less Than Imm.	slti	I	R[rt] = (R[rs] < SignExtImm) $? 1:0$	(2)	a _{hex}			
Set Less Than Imm. Unsigned	sltiu	I	R[rt] = (R[rs] < SignExtImm) ? 1 : 0 (2	2)(6)	b _{hex}			
Set Less Than Unsigned	sltu	R	R[rd] = (R[rs] < R[rt]) ? 1 : 0	(6)	0 / 2b _{hex}			
Shift Left Logical	sll	R	$R[rd] = R[rs] \le shamt$		0 / 00 _{hex}			
Shift Right Logical	srl	R	R[rd] = R[rs] >> shamt		0 / 02 _{hex}			
Store Byte	sb	I	M[R[rs]+SignExtImm](7:0) = R[rt](7:0)	(2)	28 _{hex}			
Store Halfword	sh	Ι	M[R[rs]+SignExtImm](15:0) = R[rt](15:0)	(2)	29 _{hex}			
Store Word	SW	I	M[R[rs]+SignExtImm] = R[rt]	(2)	2b _{hex}			
Subtract	sub	R	R[rd] = R[rs] - R[rt]	(1)	0 / 22 _{hex}			
Subtract Unsigned	subu	R	R[rd] = R[rs] - R[rt]		0 / 23 _{hex}			
 (1) May cause overflow exception (2) SignExtImm = { 16{immediate[15]}, immediate } (3) ZeroExtImm = { 16{1b'0}, immediate } (4) Branch Addr = { 14{immediate[15]}, immediate 2'b0 								
	(5) In	nn A de	h = (PC[21,28] address 2'b0)	2				

(6) Operands considered unsigned numbers (vs. 2 s comp.)

BASIC INSTRUCTION FORMATS

R	opcode		rs	rt		rd	shamt	funct
	31	26 25	21	20	16	15 11	10 0	5 5 0
I	opcode	1	rs	rt			immediat	e
	31	26 25	21	20	16	15		0
J	opcode					address		
	31	26 25						0

ARITHMETIC CORE INSTRUCTION SET (2)							
	MNE-		<u> </u>	FMT / FT/			
	MON-	FOR-		FUNCT			
NAME	IC	MAT	OPERATION	(Hex)			
Branch On FP True	bclt	FI	if(FPcond)PC=PC+4+BranchAddr (4)) 11/8/1/			
Branch On FP False	bclf	FI	if(!FPcond)PC=PC+4+BranchAddr(4)) 11/8/0/			
Divide	div	R	Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt]	0//-1a			
Divide Unsigned	divu	R	Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt] (6)) 0///1b			
FP Add Single	add.s	FR	F[fd] = F[fs] + F[ft]	11/10//0			
FP Add Double	add.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} + {F[fd],F[fd+1]}$	11/11//0			
FP Compare Single	c.x.s*	FR	FPcond = (F[fs] op F[ft])? 1:0	11/10//y			
FP Compare	c.x.d*	FR	$FPcond = ({F[fs], F[fs+1]} op$	11/11//v			
Double * (wig and be g			$\{F[ft], F[ft+1]\}\}$? 1:0				
FP Divide Single	or ie) (a	EP 15	=, <, or <=) (y is 32, sc, or 3e)	11/10/ /3			
FP Divide	urv.5	IIX	(E[6] = I[13] / I[11] = (E[6] E[6+1]) /	11/10//5			
Double	div.d	FR	${F[ft],F[ft+1]}$	11/11//3			
FP Multiply Single	mul.s	FR	F[fd] = F[fs] * F[ft]	11/10//2			
FP Multiply	2	ED	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} *$	11/11/ /2			
Double	mur.a	FK	{F[ft],F[ft+1]}	11/11//2			
FP Subtract Single	sub.s	FR	F[fd]=F[fs] - F[ft]	11/10//1			
FP Subtract	sub d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} -$	11/11//1			
Double			{F[ft],F[ft+1]}				
Load FP Single	lwc1	Ι	F[rt]=M[R[rs]+SignExtImm] (2) 31//			
Load FP Double	ldc1	I	F[rt]=M[R[rs]+SignExtImm]; (2 F[rt+1]=M[R[rs]+SignExtImm+4]) 35//			
Move From Hi	mfbi	R	R[rd] = Hi	0 ///10			
Move From Lo	mflo	R	R[rd] = I o	0 ///12			
Move From Control	mfc0	R	R[rd] = CR[rs]	16/0//0			
Multiply	m111+	R	${Hi Lo} = R[rs] * R[rt]$	0///18			
Multiply Unsigned	multu	R	$\{HiLo\} = R[rs] * R[rt] $ (6)) 0///19			
Store FP Single	swcl	I	M[R[rs]+SignExt[mm] = F[rt] (2)	39//			
Store FP			M[R[rs]+SignExt[mm] = F[rt]; (2)				
Double	sdcl	I	M[R[rs]+SignExtImm+4] = F[rt+1]	3d///			

FLOATING POINT INSTRUCTION FORMATS

FR	opcode			fmt		-	ft		-	fs	fd	func	t
	31	26	25		21	20		16	15	11	10	6 5	0
FI	opcode			fmt		2.6	ft				immedia	te	
	31	26	25		21	20		16	15				0

PSEUDO INSTRUCTION SET

NAME	MNEMONIC	OPERATION
Branch Less Than	blt	if(R[rs] <r[rt]) pc="Label</td"></r[rt])>
Branch Greater Than	bgt	if(R[rs]>R[rt]) PC = Label
Branch Less Than or Equal	ble	if(R[rs]<=R[rt]) PC = Label
Branch Greater Than or Equal	bge	if(R[rs]>=R[rt]) PC = Label
Load Immediate	li	R[rd] = immediate
Move	move	R[rd] = R[rs]

REGISTER NAME, NUMBER, USE, CALL CONVENTION

NAME	NUMBER	USE	PRESERVEDACROSS A CALL?
\$zero	0	The Constant Value 0	N.A.
\$at	1	Assembler Temporary	No
\$v0-\$v1	2-3	Values for Function Results and Expression Evaluation	No
\$a0-\$a3	4-7	Arguments	No
\$t0-\$t7	8-15	Temporaries	No
\$s0-\$s7	16-23	Saved Temporaries	Yes
\$t8-\$t9	24-25	Temporaries	No
\$k0-\$k1	26-27	Reserved for OS Kernel	No
\$gp	28	Global Pointer	Yes
\$sp	29	Stack Pointer	Yes
\$fp	30	Frame Pointer	Yes
\$ra	31	Return Address	Yes

Copyright 2005 by Elsevier, Inc., All rights reserved. From Patterson and Hennessy, Computer Organization and Design, 3rd ed.

MIPS Reference Data Sheet

OPCOL	DES BASI	E CONVEE	SION A	SCIL	SVMB	210		(3)		
MIPS	(1) MIPS	(2) MIPS			Hexa-	ASCIL		Hexa-	ASCIL	i
opcode	funct	funct	Binary	Deci-	deci-	Char-	Deci-	deci-	Char-	
(31:26)	(5:0)	(5:0)		mal	mal	acter	mal	mal	acter	
(1)	sll	add.f	00 0000	0	0	NUL	64	40	a	ł
		sub.f	00 0001	1	1	SOH	65	41	Ă	1
j	srl	mul.f	00 0010	2	2	STX	66	42	В	l
jal	sra	div.f	00 0011	3	3	ETX	67	43	С	1
beq	sllv	sqrt.f	00 0100	4	4	EOT	68	44	D	1
bne		abs.f	00 0101	5	5	ENQ	69	45	E	l
brez	sriv	mov.J	00 0110	0 7	0	ACK	70	46	F	1
addi	jr	neg./	00 1000	8	8	BEL	72	47	G	4
addin	jalr		00 1001	9	9	HT	73	40	I	l
slti	movz		00 1010	10	a	LF	74	4a	Ĵ	1
sltiu	movn		00 1011	11	b	VT	75	4b	K.	1
andi	syscall	round.w.f	00 1100	12	С	FF	76	4c	L	1
ori	break	trunc.w.f	00 1101	13	d	CR	77	4d	M	1
xori		ceil.w.f	00 1110	14	e	SO	78	4e	N	1
lui	sync	floor.w.f	00 1111	15	f	SI	79	4f	0	
(2)	mini		01 0000	10	10	DLE	80	50	P	1
(2)	mflo	mourf	01 0001	18	11	DC1	01	51	Q	1
	mtlo	movnf	01 0011	19	13	DC3	83	53	S	1
			01 0100	20	14	DC4	84	54	T	1
			01 0101	21	15	NAK	85	55	Û	1
			01 0110	22	16	SYN	86	56	V	1
			01 0111	23	17	ETB	87	57	W	1
	mult		01 1000	24	18	CAN	88	58	X	1
	multu		01 1001	25	19	EM	89	59	Y	1
	div		01 1010	20	11	SUB	90	Sa	2	l
	urvu		01 1100	27	10	ESC	91	50	L	
			01 1101	29	1d	GS	93	5d	ì	l
			01 1110	30	le	RS	94	5e	*	l
		C. Marine and	01 1111	31	1f	US	95	5f		
lb	add	cvt.s.f	10 0000	32	20	Space	96	60	-	l
lh	addu	cvt.d.f	10 0001	33	21	!	97	61	а	
lwl	sub		10 0010	34	22		98	62	ь	
TW	subu		10 0011	35	23	#	100	63	c	1
lbu	or	CVC.w.	10 0100	37	25	.D 0/2	101	65	a	l
lwr	xor	Ser Star	10 0110	38	26	æ	102	66	f	l
	nor	ALC: NOT	10 0111	39	27	,	103	67	g	l
sb			10 1000	40	28	(104	68	h	ł
sh			10 1001	41	29)	105	69	i	l
swl	slt		10 1010	42	2a	*	106	6a	j	l
SW	sltu		10 1011	43	26	+	107	6b	k	l
			10 1100	44	20		108	6c	1	l
SWY			10 1110	45	20	-	110	60	m	l
cache			10 1111	47	2f	1	111	6f		l
11	tge	c.f.f	11 0000	48	30	0	112	70	n	l
lwcl	tgeu	c.un.f	11 0001	49	31	1	113	71	q	ľ
lwc2	tlt	c.eq.f	11 0010	50	32	2	114	72	r	ſ
pref	tltu	c.ueq.f	11 0011	51	33	3	115	73	S	ľ
1007	teq	c.olt.f	11 0100	52	34	4	116	74	t	I
ldc2	the	c.uit.f	11 0101	53	35	5	117	15	u	I
aucz	che	c.ulef	11 0111	55	37	7	110	70	V	I
sc		C.sf.f	11 1000	56	38	8	120	78	x	l
swcl		c.ngle.f	11 1001	57	39	9	121	79	v	l
swc2		c.seq.f	11 1010	58	3a	:	122	7a	z	
		c.ngl.f	11 1011	59	3b	;	123	7b	{	
		c.lt.f	11 1100	60	3c	<	124	7c		
sdc1		c.nge.f	11 1101	61	3d	=	125	7d	}	
sdc2		c.le.f	11 1110	62	3e	>	126	7e	~ DEI	
		C. DOLL		01	5T	/	1/1	/1	111-1	

(1) opcode(31:26) == 0

(2) opcode(31:26) == $17_{\text{ten}} (11_{\text{hex}})$; if fmt(25:21)== $16_{\text{ten}} (10_{\text{hex}}) f = s$ (single); if fmt(25:21)== $17_{\text{ten}} (11_{\text{hex}}) f = d$ (double)

IEEE 754 FLOATING POINT STANDARD

IEEE Single Precision and

Double Precision Formats:

$(-1)^{S} \times ($	(1 + Fraction)	$) \times 2^{(\text{Exponent - Bias})}$
---------------------	----------------	---

where Single Precision Bias =	127
Double Precision Bias = 1023.	

(4) **IEEE 754 Symbols** Exponent Fraction Object 0 0 ± 0 0 ≠0 Denorm + 1 to MAX - 1 anything ± Fl. Pt. Num MAX 0 ±∞ MAX ≠0 NaN S.P. MAX = 255, D.P. MAX = 2047



DATA ALIGNMENT

			Doub	le Word	1		
Word				W	/ord	23 F 154	
Half	Word	Half	Word	Half Word		Half Word	
Byte	Byte	Byte	Byte	Byte	Byte	Byte	Byte

Value of three least significant bits of byte address (Big Endian)

EXCEPTION CONTROL REGISTERS: CAUSE AND STATUS

B	Interrupt Mask		Exception		
31	15	8 6	2		
	Pending		U	E	Ι
	Interrupt		M	L	E
	15	8	4	1	0

BD = Branch	Delay, $UM = U$	Jser Mode,	EL =	Exception	Level, IE	=Interrupt	Enable
EXCEPTION	CODES						

Num ber	Name	Cause of Exception	Num ber	Name	Cause of Exception
0	Int	Interrupt (hardware)	9	Bp	Breakpoint Exception
4	AdE L	Address Error Exception (load or instruction fetch)	10	RI	Reserved Instruction Exception
5	AdES	Address Error Exception (store)	11	CpU	Coprocessor Unimplemented
6	IBE	Bus Error on Instruction Fetch	12	Ov	Arithmetic Overflow Exception
7	DBE	Bus Error on Load or Store	13	Tr	Trap
8	Sys	Syscall Exception	15	FPE	Floating Point Exception

SIZE PREFIXES (10^x for Disk, Communication; 2^x for Memory)

2		PRE-		PRE-	No. of Control of Cont	PRE-		PRE-
	SIZE	FIX	SIZE	FIX	SIZE	FIX	SIZE	FIX
	$10^3, 2^{10}$	Kilo-	$10^{15}, 2^{50}$	Peta-	10-3	milli-	10-15	femto-
Ĩ	$10^6, 2^{20}$	Mega-	$10^{18}, 2^{60}$	Exa-	10-6	micro-	10-18	atto-
	$10^9, 2^{30}$	Giga-	$10^{21}, 2^{70}$	Zetta-	10-9	nano-	10-21	zepto-
	$10^{12}, 2^{40}$	Tera-	$10^{24}, 2^{80}$	Yotta-	10-12	pico-	10-24	yocto-
Г	The symbol for each prefix is just its first letter, except u is used for micro							

Copyright 2005 by Elsevier, Inc., All rights reserved. From Patterson and Hennessy, Computer Organization and Design, 3rd ed.

Arithmetic Operations

- Add and subtract, three operands
 Two sources and one destination
 - add a, b, c # a gets b + c
- All arithmetic operations have this form
- Design Principle 1: Simplicity favors regularity
 - Regularity makes implementation simpler
 - Simplicity enables higher performance at lower cost

MIPS Arithmetic Instructions

add \$t0, \$s1, \$s2

sub \$t0, \$\$1, \$s2

MIPS assembly language arithmetic statement

Each arithmetic instruction performs only one operation

Each arithmetic instruction fits in 32 bits and specifies exactly three operands

destination ← source1 (op) source2

Operand order is fixed (destination first)

Those operands are all contained in the datapath's register file (\$t0,\$s1,\$s2) – indicated by \$

Chapter 2 — Instructions: Language of the Computer — 14

Arithmetic Example

C code:

$$f = (g + h) - (i + j);$$

Compiled MIPS code:

add t0, g, h # temp t0 = g + h add t1, i, j # temp t1 = i + j sub f, t0, t1 # f = t0 - t1



Register Operands

- Arithmetic instructions use register operands
- MIPS has a 32 × 32-bit register file
 - Use for frequently accessed data
 - Numbered 0 to 31
 - 32-bit data called a "word"
- Assembler names
 - \$t0, \$t1, ..., \$t9 for temporary values
 - \$s0, \$s1, ..., \$s7 for saved variables
- Design Principle 2: Smaller is faster
 - c.f. main memory: millions of locations

Register Naming Convention

Name	Register Number	Usage	Preserve on call?
\$zero	0	constant 0 (hardware)	n.a.
\$at	1	reserved for assembler	n.a.
\$v0 - \$v1	2-3	returned values	no
\$a0 - \$a3	4-7	arguments	yes
\$t0 - \$t7	8-15	temporaries	no
\$s0 - \$s7	16-23	saved values	yes
\$t8 - \$t9	24-25	temporaries	no
\$gp	28	global pointer	yes
\$sp	29	stack pointer	yes
\$fp	30	frame pointer	yes
\$ra	31	return addr (hardware)	yes

Chapter 2 — Instructions: Language of the Computer — 17

Register Operand Example

C code: f = (g + h) - (i + j);
f, ..., j in \$s0, ..., \$s4
Compiled MIPS code: add \$t0, \$s1, \$s2 add \$t1, \$s3, \$s4 sub \$s0, \$t0, \$t1



Memory Operands

- Main memory used for composite data
 - Arrays, structures, dynamic data
- To apply arithmetic operations
 - Load values from memory into registers
 - Store result from register to memory
- Memory is byte addressed
 - Each address identifies an 8-bit byte
- Words are aligned in memory
 - Address must be a multiple of 4
- MIPS is Big Endian
 - Most-significant byte at least address of a word
 - *c.f.* Little Endian: least-significant byte at least address

Byte Addresses





Big Endian:

Leftmost byte is word address

LS Byte has biggest address in the word

Little Endian:

Rightmost byte is word address

LS Byte has little address in the word.

Addressing Mode Summary

1. Immediate addressing

op rs rt Immediate

2. Register addressing



3. Base addressing



4. PC-relative addressing



5. Pseudodirect addressing





Review of MIPS Operand Addressing Modes

Register addressing – operand is in a register



Base (displacement) addressing – operand is at the memory location whose address is the sum of a register and a 16-bit constant contained within the instruction



Immediate addressing – operand is a 16-bit constant contained within the instruction

op rs rt operand

Review of MIPS Instruction Addressing Modes

PC-relative addressing –instruction address is the sum of the PC and a 16-bit constant contained within the instruction



Pseudo-direct addressing – instruction address is the 26bit constant contained within the instruction concatenated with the upper 4 bits of the PC



Chapter 2 — Instructions: Language of the Computer — 23

Memory Operand Example 1

- C code:
 - g = h + A[8];
 - g in \$\$1, h in \$\$2, base address of A in \$\$3
- Compiled MIPS code:
 - Index 8 requires offset of 32
 - 4 bytes per word
Memory Operand Example 2

C code: A[12] = h + A[8];h in \$s2, base address of A in \$s3 Compiled MIPS code: Index 8 requires offset of 32 lw \$t0, 32(\$s3) # load word add \$t0, \$s2, \$t0 sw \$t0, 48(\$s3) # store word

Registers vs. Memory

- Registers are faster to access than memory
- Operating on memory data requires loads and stores
 - More instructions to be executed
- Compiler must use registers for variables as much as possible
 - Only spill to memory for less frequently used variables
 - Register optimization is important!

Immediate Operands

- Constant data specified in an instruction addi \$s3, \$s3, 4
- No subtract immediate instruction
 - Just use a negative constant addi \$s2, \$s1, -1
- Design Principle 3: Make the common case fast
 - Small constants are common
 - Immediate operand avoids a load instruction

The Constant Zero

- MIPS register 0 (\$zero) is the constant 0
 - Cannot be overwritten
- Useful for common operations
 - E.g., move between registers add \$t2, \$s1, \$zero



Representing Instructions

- Instructions are encoded in binary
 - Called machine code
- MIPS instructions
 - Encoded as 32-bit instruction words
 - Small number of formats encoding operation code (opcode), register numbers, ...
 - Regularity!
- Register numbers
 - \$t0 \$t7 are reg's 8 15
 - \$t8 \$t9 are reg's 24 25
 - \$s0 \$s7 are reg's 16 23

MIPS R-format Instructions

ор	rs	rt	rd	shamt	funct
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

- Instruction fields
 - op: operation code (opcode)
 - rs: first source register number
 - rt: second source register number
 - rd: destination register number
 - shamt: shift amount (00000 for now)
 - funct: function code (extends opcode)

R-format Example

ор	rs	rt	rd	shamt	funct
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

add \$t0, \$s1, \$s2

special	\$s1	\$s2 \$t0		0	add
0	17	18	8	0	32
000000	10001	10010	01000	00000	100000

$0000001000110010010000000100000_2 = 02324020_{16}$



MIPS I-format Instructions

ор	rs	rt	constant or address
6 bits	5 bits	5 bits	16 bits

- Immediate arithmetic and load/store instructions
 - rt: destination or source register number
 - Constant: -2¹⁵ to +2¹⁵ 1
 - Address: offset added to base address in rs
- Design Principle 4: Good design demands good compromises
 - Different formats complicate decoding, but allow 32-bit instructions uniformly
 - Keep formats as similar as possible

Stored Program Computers



- Instructions represented in binary, just like data
- Instructions and data stored in memory
- Programs can operate on programs
 - e.g., compilers, linkers, ...
- Binary compatibility allows compiled programs to work on different computers
 - Standardized ISAs

Logical Operations

Instructions for bitwise manipulation

Operation	С	Java	MIPS
Shift left	<<	<<	s]]
Shift right	>>	>>>	srl
Bitwise AND	&	&	and, andi
Bitwise OR			or, ori
Bitwise NOT	~	~	nor

Useful for extracting and inserting groups of bits in a word



Shift Operations

ор	rs	rt	rd	shamt	funct
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

- shamt: how many positions to shiftShift left logical
 - Shift left and fill with 0 bits
 - s11 by *i* bits multiplies by 2ⁱ
- Shift right logical
 - Shift right and fill with 0 bits
 - srl by *i* bits divides by 2ⁱ (unsigned only)

AND Operations

Useful to mask bits in a word
Select some bits, clear others to 0 and \$t0, \$t1, \$t2



OR Operations

Useful to include bits in a word
Set some bits to 1, leave others unchanged

or \$t0, \$t1, \$t2



\$t0 0000 0000 0000 000 00<mark>11 11</mark>01 1100 0000



NOT Operations

Useful to invert bits in a word
Change 0 to 1, and 1 to 0
MIPS has NOR 3-operand instruction
a NOR b == NOT (a OR b)
nor \$t0, \$t1, \$zero Register

Register 0: always read as zero

\$t1 0000 0000 0000 00011 1100 0000 0000

\$t0 | 1111 1111 1111 1100 0011 1111 1111

Conditional Operations

- Branch to a labeled instruction if a condition is true
 - Otherwise, continue sequentially
- beq rs, rt, L1
 - if (rs == rt) branch to instruction labeled L1;
- bne rs, rt, L1
 - if (rs != rt) branch to instruction labeled L1;
- ∎j L1

unconditional jump to instruction labeled L1

Compiling If Statements



Compiling Loop Statements

C code:

while (save[i] == k) i += 1;

i in \$s3, k in \$s5, address of save in \$s6
 Compiled MIPS code:

Loop: sll \$t1, \$s3, 2 add \$t1, \$t1, \$s6 lw \$t0, 0(\$t1) bne \$t0, \$s5, Exit addi \$s3, \$s3, 1 j Loop Exit: ...

Basic Blocks

- A basic block is a sequence of instructions with
 - No embedded branches (except at end)
 - No branch targets (except at beginning)



- A compiler identifies basic blocks for optimization
- An advanced processor can accelerate execution of basic blocks

More Conditional Operations

Set result to 1 if a condition is true Otherwise, set to 0 slt rd, rs, rt if (rs < rt) rd = 1; else rd = 0;</p> slti rt, rs, constant • if (rs < constant) rt = 1; else rt = 0; Use in combination with beg, bne slt \$t0, \$s1, \$s2 # if (\$s1 < \$s2) bne \$t0, \$zero, L # branch to L

Branch Instruction Design

- Why not blt, bge, etc?
- Hardware for <, ≥, … slower than =, ≠</p>
 - Combining with branch involves more work per instruction, requiring a slower clock
 - All instructions penalized!
- beq and bne are the common case
- This is a good design compromise

Signed vs. Unsigned

- Signed comparison: slt, slti
- Unsigned comparison: sltu, sltui
- Example
 - \$s0 = 1111 1111 1111 1111 1111 1111 1111

 - slt \$t0, \$s0, \$s1 # signed __1 < +1 ⇒ \$t0 = 1</pre>
 - sltu \$t0, \$s0, \$s1 # unsigned +4,294,967,295 > +1 ⇒ \$t0 = 0

Procedure Calling

Steps required

- 1. Place parameters in registers
- 2. Transfer control to procedure
- 3. Acquire storage for procedure
- 4. Perform procedure's operations
- 5. Place result in register for caller
- 6. Return to place of call

Register Usage

- \$a0 \$a3: arguments (reg's 4 7)
- \$v0, \$v1: result values (reg's 2 and 3)
- \$t0 \$t9: temporaries
 - Can be overwritten by callee
- \$s0 \$s7: saved
 - Must be saved/restored by callee
- \$gp: global pointer for static data (reg 28)
- \$sp: stack pointer (reg 29)
- \$fp: frame pointer (reg 30)
- \$ra: return address (reg 31)

Procedure Call Instructions

- Procedure call: jump and link
- jal ProcedureLabel
 - Address of following instruction put in \$ra
 - Jumps to target address
- Procedure return: jump register
 - jr \$ra
 - Copies \$ra to program counter
 - Can also be used for computed jumps
 e.g., for case/switch statements

Leaf Procedure Example

- C code: int leaf_example (int g, h, i, j) { int f; f = (g + h) - (i + j); return f; }
 - Arguments g, ..., j in \$a0, ..., \$a3
 - f in \$s0 (hence, need to save \$s0 on stack)
 - Result in \$v0

Leaf Procedure Example

MIPS code:

<pre>leaf_example:</pre>							
addi	\$sp,	\$sp,	-4				
SW	\$s0,	0(\$sp	o)				
add	\$t0,	\$a0,	\$a1				
add	\$t1,	\$a2,	\$a3				
sub	\$s0,	\$t0,	\$t1				
add	\$v0,	\$s0,	\$zero				
٦w	\$s0,	0(\$sp	o)				
addi	\$sp,	\$sp,	4				
jr	\$ra						

Save \$s0 on stack

Procedure body

Result

Restore \$s0

Return

Non-Leaf Procedures

- Procedures that call other procedures
- For nested call, caller needs to save on the stack:
 - Its return address
 - Any arguments and temporaries needed after the call
- Restore from the stack after the call

Non-Leaf Procedure Example

```
C code:
int fact (int n)
{
  if (n < 1) return f;
  else return n * fact(n - 1);
}
```

- Argument n in \$a0
- Result in \$v0

Non-Leaf Procedure Example

MIPS code:

fac	t:				
	addi	\$sp,	\$sp, -8	#	adjust stack for 2 items
	SW	\$ra,	4(\$sp)	#	save return address
	SW	\$a0,	0(\$sp)	#	save argument
	slti	\$t0,	\$a0, 1	#	test for n < 1
	beq	\$t0,	\$zero, L1		
	addi	\$v0,	\$zero, 1	#	if so, result is 1
	addi	\$sp,	\$sp, 8	#	pop 2 items from stack
	jr	\$ra		#	and return
L1:	addi	\$a0,	\$a0, -1	#	else decrement n
	jal	fact		#	recursive call
	٦w	\$a0,	0(\$sp)	#	restore original n
	٦w	\$ra,	4(\$sp)	#	and return address
	addi	\$sp,	\$sp, 8	#	pop 2 items from stack
	mul	\$v0,	\$a0, \$v0	#	multiply to get result
	jr	\$ra		#	and return

Local Data on the Stack



- Local data allocated by callee
 - e.g., C automatic variables
- Procedure frame (activation record)
 - Used by some compilers to manage stack storage

Memory Layout

- Text: program code
- Static data: global variables
 - e.g., static variables in C, constant arrays and strings
 - \$gp initialized to address allowing ±offsets into this segment
 - Dynamic data: heap
 - E.g., malloc in C, new in Java
- Stack: automatic storage



Character Data

Byte-encoded character sets

- ASCII: 128 characters
 - 95 graphic, 33 control
- Latin-1: 256 characters
 - ASCII, +96 more graphic characters
- Unicode: 32-bit character set
 - Used in Java, C++ wide characters, …
 - Most of the world's alphabets, plus symbols
 - UTF-8, UTF-16: variable-length encodings

Byte/Halfword Operations

Could use bitwise operations MIPS byte/halfword load/store String processing is a common case lb rt, offset(rs) lh rt, offset(rs) Sign extend to 32 bits in rt lbu rt, offset(rs) lhu rt, offset(rs) Zero extend to 32 bits in rt sb rt, offset(rs) sh rt, offset(rs) Store just rightmost byte/halfword

String Copy Example

```
C code (naïve):
  Null-terminated string
 void strcpy (char x[], char y[])
  { int i;
    i = 0;
    while ((x[i]=y[i])!='\setminus 0')
      i += 1;
  }
  Addresses of x, y in $a0, $a1
  i in $s0
```

String Copy Example

MIPS code:

stro	cpy:				
	addi	\$sp,	\$sp, -4	#	adjust stack for 1 item
	SW	\$s0,	0(\$sp)	#	save \$s0
	add	\$s0,	<pre>\$zero, \$zero</pre>	#	i = 0
L1:	add	\$t1,	\$s0, \$a1	#	addr of y[i] in \$t1
	lbu	\$t2,	0(\$t1)	#	$t_{2} = y[i]$
	add	\$t3,	\$s0, \$a0	#	addr of x[i] in \$t3
	sb	\$t2,	0(\$t3)	#	x[i] = y[i]
	beq	\$t2,	\$zero, L2	#	exit loop if y[i] == 0
	addi	\$s0,	\$s0, 1	#	i = i + 1
	j	L1		#	next iteration of loop
L2:	٦w	\$s0,	0(\$sp)	#	restore saved \$s0
	addi	\$sp,	\$sp, 4	#	pop 1 item from stack
	jr	\$ra		#	and return

32-bit Constants

- Most constants are small
 - 16-bit immediate is sufficient
- For the occasional 32-bit constant
 - lui rt, constant
 - Copies 16-bit constant to left 16 bits of rt
 - Clears right 16 bits of rt to 0

lhi \$s0, 61

0000 0000 0111 1101 0000 0000 0000 0000

ori \$s0, \$s0, 2304 0000 0000 0111 1101 0000 1001 0000 0000


Branch Addressing

Branch instructions specify

- Opcode, two registers, target address
- Most branch targets are near branch
 - Forward or backward

ор	rs	rt	constant or address
6 bits	5 bits	5 bits	16 bits

- PC-relative addressing
 - Target address = PC + offset × 4
 - PC already incremented by 4 by this time

Chapter 2 — Instructions: Language of the Computer — 61

Jump Addressing

- Jump (j and jal) targets could be anywhere in text segment
 - Encode full address in instruction

ор	address
6 bits	26 bits

(Pseudo)Direct jump addressing
 Target address = PC_{31 28} : (address × 4)

Target Addressing Example

Loop code from earlier exampleAssume Loop at location 80000



Branching Far Away

If branch target is too far to encode with 16-bit offset, assembler rewrites the code
Example beg \$\$0,\$\$1,11

```
beq $s0,$s1, L1
↓
bne $s0,$s1, L2
j L1
L2: …
```

Translation and Startup



Chapter 2 — Instructions: Language of the Computer — 65

Assembler Pseudoinstructions

- Most assembler instructions represent machine instructions one-to-one
- Pseudoinstructions: figments of the assembler's imagination

move \$t0, \$t1 \rightarrow add \$t0, \$zero, \$t1

- blt \$t0, \$t1, $L \rightarrow slt$ \$at, \$t0, \$t1 bne \$at, \$zero, L
 - \$at (register 1): assembler temporary

Producing an Object Module

- Assembler (or compiler) translates program into machine instructions
- Provides information for building a complete program from the pieces
 - Header: described contents of object module
 - Text segment: translated instructions
 - Static data segment: data allocated for the life of the program
 - Relocation info: for contents that depend on absolute location of loaded program
 - Symbol table: global definitions and external refs
 - Debug info: for associating with source code

Machine Language - Load Instruction

- Consider the load-word and store-word instr's
 - What would the regularity principle have us do?
 - But ... Good design demands compromise
- Introduce a new type of instruction format
 - I-type for data transfer instructions (previous format was Rtype for register)



Machine Language

- Instructions, like registers and words of data, are also 32 bits long
 - Example: add \$t1, \$s1, \$s2
 - registers have numbers, t1=9, s1=17, s2=18



• Can you guess what the field names stand for?

Machine Language – Immediate Instructions



The constant is kept inside the instruction itself!

- So must use the I format Immediate format
- Limits immediate values to the range +215–1 to -215



Load Example

.data

var0: .word 0x01234567 var1: .word 0x79abcdef

.text

la \$s1, var0	
lw \$t1, 0(\$s1)	# \$t1 = 01234567
lw \$t1, 1(\$s1)	#Error: misalignment
la \$s1, var1	
lb \$t1, 0(\$s1)	# \$t1 = ff ff ff ef
lb \$t1, 1(\$s1)	# \$t1 = ff ff ff cd
lb \$t1, 2(\$s1)	# \$t1 = ff ff ff ab
lb \$t1, 3(\$s1)	# \$t1 = 00 00 00
79	

la \$s1, var0	
lh \$t1, 0(\$s1)	#\$t1=00004567
lh \$t1, 1(\$s1)	#Error: misalignment
lh \$t1, 2(\$s1)	#\$t1=0000 0123
lh \$t1, 3(\$s1)	#Error: misalignment
lw \$t1, 4(\$s1)	# t1 = var1
sh \$t1, 0(\$s1)	#var0= 0123 <mark>cdef</mark>
sb \$t1, 3(\$s1)	#var0= <mark>ef</mark> 23 <mark>cdef</mark>



Subroutine Example

.data data1: .word 5 data2: .word 10 .text la \$a0, data1 la \$a1, data2 jal my_sub add \$t0, \$v0, \$zero syscall # exit program .text my_sub: lw \$t0, 0(\$a0) lw \$t1, 0(\$a1) add \$v0, \$t0, \$t1 \$ra ir



C Sort Example

Illustrates use of assembly instructions for a C bubble sort function Swap procedure (leaf) void swap(int v[], int k) int temp; temp = v[k]; v[k] = v[k+1];v[k+1] = temp;} v in \$a0, k in \$a1, temp in \$t0

The Procedure Swap



The Sort Procedure in C

```
Non-leaf (calls swap)
  void sort (int v[], int n)
   Ł
     int i, j;
     for (i = 0; i < n; i += 1) {
       for (j = i - 1;
             j \ge 0 \& v[j] \ge v[j + 1];
             i -= 1) {
         swap(v,j);
       }
     }
  }
v in $a0, k in $a1, i in $s0, j in $s1
```

Chapter 2 — Instructions: Language of the Computer — 76

The Procedure Body

	move	\$s2,	\$a0	#	save \$a0 into \$s2	Move
	move	\$s3,	\$a1	#	save \$a1 into \$s3	params
	move	\$s0,	\$zero	#	i = 0	
for1tst:	slt	\$t0,	\$sO, \$s3	#	$t0 = 0 \text{ if } s0 \ge s3 (i \ge n)$	Outer loop
	beq	\$t0,	<pre>\$zero, exit1</pre>	#	go to exit1 if $s0 \ge s3$ (i \ge n)	
	addi	\$s1,	\$s0, −1	#	j = i - 1	
for2tst:	slti	\$t0,	\$s1, 0	#	t0 = 1 if s1 < 0 (j < 0)	
	bne	\$t0,	<pre>\$zero, exit2</pre>	#	go to exit2 if \$s1 < 0 (j < 0)	
	s11	\$t1,	\$s1, 2	#	\$t1 = j * 4	Innerloop
	add	\$t2,	\$s2, \$t1	#	t2 = v + (j * 4)	
	٦w	\$t3,	0(\$t2)	#	t3 = v[j]	
	٦w	\$t4,	4(\$t2)	#	t4 = v[j + 1]	
	slt	\$t0,	\$t4, \$t3	#	$t0 = 0 \text{ if } t4 \ge t3$	
	beq	\$t0,	<pre>\$zero, exit2</pre>	#	go to exit2 if \$t4 ≥ \$t3	
	move	\$a0,	\$s2	#	1st param of swap is v (old \$a0)	Pass
	move	\$a1,	\$s1	#	2nd param of swap is j	params
	jal	swap		#	call swap procedure	& call
	addi	\$s1,	\$s1, -1	#	j -= 1	
	j	for2t	st	#	jump to test of inner loop	Inner loop
exit2:	addi	\$s0,	\$s0, 1	#	i += 1	Outerleen
	j	for1t	st	#	jump to test of outer loop	Outer loop
	[®] Chapter 2 — Instructions: Language of the Computer — 77					

The Full Procedure

sort: addi \$sp,\$	Ssp, -20 #	make room on stack for 5 registers
sw \$ra, 16	5(\$sp) #	save \$ra on stack
sw \$s3,12((\$sp) #	save \$s3 on stack
sw \$s2, 8((\$sp) #	save \$s2 on stack
sw \$s1, 4((\$sp) #	save \$s1 on stack
sw \$s0, 0((\$sp) #	save \$s0 on stack
	#	procedure body
exit1: lw	\$s0, 0(\$sp) #	restore \$s0 from stack
lw \$s1, 4((\$sp) #	restore \$s1 from stack
lw \$s2, 8((\$sp) #	restore \$s2 from stack
lw \$s3,12((\$sp) #	restore \$s3 from stack
lw \$ra,16((\$sp) #	restore \$ra from stack
addi \$sp,\$	\$sp, 20 #	restore stack pointer
jr \$ra	#	return to calling routine



COMPUTER ORGANIZATION AND DESIGN The Hardware/Software Interface



Chapter 3

Arithmetic for Computers

Dr. Bassam Jamil [Adapted from *Computer Organization and Design*, Patterson & Hennessy, © 2012, UCB]

Outline

- Introduction
- Addition and Subtraction
- Multiplication
- Division
- Floating Point
- ALU Design



Arithmetic for Computers

- **Operations on integers**
 - Addition and subtraction
 - Multiplication and division
 - Dealing with overflow
- Floating-point real numbers
 - Representation and operations



Integer Addition



Overflow if result out of range

- Adding +ve and -ve operands, no overflow
- Adding two +ve operands
 - Overflow if result sign is 1
- Adding two –ve operands
 - Overflow if result sign is 0

Integer Subtraction

- Add negation of second operand
- Example: 7 6 = 7 + (-6)
 - +7: 0000 0000 ... 0000 0111
 - <u>-6: 1111 1111 ... 1111 1010</u>
 - +1: 0000 0000 ... 0000 0001
- Overflow if result out of range
 - Subtracting two +ve or two –ve operands, no overflow
 - Subtracting +ve from –ve operand
 - Overflow if result sign is 0
 - Subtracting –ve from +ve operand
 - Overflow if result sign is 1

Dealing with Overflow

- Some languages (e.g., C) ignore overflow
 Use MIPS addu, addui, subu instructions
- Other languages (e.g., Ada, Fortran) require raising an exception
 - Use MIPS add, addi, sub instructions
 - On overflow, invoke exception handler
 - Save PC in exception program counter (EPC) register
 - Jump to predefined handler address
 - mfc0 (move from coprocessor reg) instruction can retrieve EPC value, to return after corrective action





Chapter 3 — Arithmetic for Computers — 7

Multiplication Hardware



Optimized Multiplier

Perform steps in parallel: add/shift



One cycle per partial-product addition
 That's ok, if frequency of multiplications is low

MIPS Multiplication

- Two 32-bit registers for product
 - HI: most-significant 32 bits
 - LO: least-significant 32-bits
- Instructions
 - mult rs, rt / multu rs, rt
 - 64-bit product in HI/LO
 - mfhi rd / mflo rd
 - Move from HI/LO to rd
 - Can test HI value to see if product overflows 32 bits
 - mul rd, rs, rt
 - Least-significant 32 bits of product -> rd

Division



n-bit operands yield *n*-bit quotient and remainder

- Check for 0 divisor
- Long division approach
 - If divisor ≤ dividend bits
 - 1 bit in quotient, subtract
 - Otherwise
 - 0 bit in quotient, bring down next dividend bit
- Restoring division
 - Do the subtract, and if remainder goes < 0, add divisor back
 - Signed division
 - Divide using absolute values
 - Adjust sign of quotient and remainder as required

Division Hardware



Optimized Divider



- One cycle per partial-remainder subtraction
- Looks a lot like a multiplier!
 - Same hardware can be used for both

MIPS Division

Use HI/LO registers for result

- HI: 32-bit remainder
- LO: 32-bit quotient
- Instructions
 - div rs, rt / divu rs, rt
 - No overflow or divide-by-0 checking
 - Software must perform checks if required
 - Use mfhi, mflo to access result



Floating Point

- Representation for non-integral numbers
 Including very small and very large numbers
- Like scientific notation



In binary

- $\pm 1.xxxxxx_2 \times 2^{yyyy}$
- Types float and double in C

Floating Point Standard

- Defined by IEEE Std 754-1985
- Developed in response to divergence of representations
 - Portability issues for scientific code
- Now almost universally adopted
- Two representations
 - Single precision (32-bit)
 - Double precision (64-bit)



IEEE Floating-Point Format

	single: 8 bits double: 11 bit	single: 23 bits double: 52 bits
S	Exponent	Fraction

 $x = (-1)^{S} \times (1 + Fraction) \times 2^{(Exponent-Bias)}$

- S: sign bit ($0 \Rightarrow$ non-negative, $1 \Rightarrow$ negative)
- Normalize significand: 1.0 ≤ |significand| < 2.0</p>
 - Always has a leading pre-binary-point 1 bit, so no need to represent it explicitly (hidden bit)
 - Significand is Fraction with the "1." restored
- Exponent: excess representation: actual exponent + Bias
 - Ensures exponent is unsigned
 - Single: Bias = 127; Double: Bias = 1203

Floating Point Representation

Single Precision		Double Precision		Object Represented
E (8)	F (23)	E (11)	F (52)	
0	0	0	0	true zero (0)
0	nonzero	0	nonzero	± denormalized number
± 1-254	anything	± 1-2046	anything	± floating point number
±1→2 ⁸ -2		± 1→2 ¹¹ -2		
± 255	0	± 2047	0	± infinity
±(2 ⁸ -1)		±(2 ¹¹ -1)		
255	nonzero	2047	nonzero	not a number (NaN)

Single-Precision Range

Single Precision		Double P	Precision	Object Represented
E (8)	F (23)	E (11)	F (52)	
0	0	0	0	true zero (0)
0	nonzero	0	nonzero	± denormalized number
± 1-254	anything	± 1-2046	anything	± floating point number
±1→2 ⁸ -2		±1→2 ¹¹ -2		
± 255	0	± 2047	0	± infinity
±(2 ⁸ -1)		±(2 ¹¹ -1)		
255	nonzero	2047	nonzero	not a number (NaN)

- Exponents 00000000 and 11111111 reserved
- Smallest value
 - Exponent: 00000001
 - \Rightarrow actual exponent = 1 127 = -126
 - Fraction: $000...00 \Rightarrow$ significand = 1.0
 - $\pm 1.0 \times 2^{-126} \approx \pm 1.2 \times 10^{-38}$
- Largest value
 - exponent: 11111110 \Rightarrow actual exponent = 254 - 127 = +127
 - Fraction: $111...11 \Rightarrow$ significand ≈ 2.0
 - $\pm 2.0 \times 2^{+127} \approx \pm 3.4 \times 10^{+38}$
Double-Precision Range

Single Precision		Double Precision		Object Represented	
E (8)	F (23)	E (11)	F (52)		
0	0	0	0	true zero (0)	
0	nonzero	0	nonzero	± denormalized number	
± 1-254	anything	± 1-2046	anything	± floating point number	
1 → 2 ⁸ -2		±1→2 ¹¹ -2			
± 255	0	± 2047	0	± infinity	
±(2 ⁸ -1)		±(2 ¹¹ -1)			
255	nonzero	2047	nonzero	nota number (NaN)	
				-	

- Exponents 0000...00 and 1111...11 reserved
- Smallest value
 - Exponent: 0000000001
 - \Rightarrow actual exponent = 1 1023 = -1022
 - Fraction: $000...00 \Rightarrow$ significand = 1.0
 - $\pm 1.0 \times 2^{-1022} \approx \pm 2.2 \times 10^{-308}$
- Largest value
 - Exponent: 1111111110
 ⇒ actual exponent = 2046 1023 = +1023
 - Fraction: $111...11 \Rightarrow$ significand ≈ 2.0
 - $\pm 2.0 \times 2^{+1023} \approx \pm 1.8 \times 10^{+308}$

Floating-Point Precision

- **Relative precision**
 - all fraction bits are significant
 - Single: approx 2⁻²³
 - Equivalent to 23 × log₁₀2 ≈ 23 × 0.3 ≈ 6 decimal digits of precision
 - Double: approx 2⁻⁵²
 - Equivalent to 52 × log₁₀2 ≈ 52 × 0.3 ≈ 16 decimal digits of precision



Floating-Point Example

	Single Precision		Double Precision		Object Represented
	E (8)	F (23)	E (11)	F (52)	
	0	0	0	0	true zero (0)
	0	nonzero	0	nonzero	± denormalized number
	± 1-254	anything	± 1-2046	anything	± floating point number
	±1→2 ⁸ -2		±1→2 ¹¹ -2		
	± 255	0	± 2047	0	± infinity
l	±(2 ⁸ -1)		±(2 ¹¹ -1)		
	255	nonzero	2047	nonzero	nota number (<u>NaN</u>)

Represent –0.75

- $-0.75 = (-1)^1 \times 1.1_2 \times 2^{-1}$
- S = 1
- Fraction = 1000...00₂
- Exponent = -1 + Bias
 - Single: $-1 + 127 = 126 = 01111110_2$
 - Double: -1 + 1023 = 1022 = 0111111110₂
- Single: 1011111101000...00
- Double: 10111111110100...00

Floating-Point Example

- What number is represented by the singleprecision float
 - 1100000101000...00
 - S = 1
 - Fraction = 01000...00₂
 - Fxponent = $10000001_2 = 129$

$$X = (-1)^{1} \times (1 + 01_{2}) \times 2^{(129 - 127)}$$

= (-1) × 1.25 × 2²
= -5.0

Floating-Point Addition

- Consider a 4-digit decimal example
 - 9.999 × 10¹ + 1.610 × 10⁻¹
- 1. Align decimal points
 - Shift number with smaller exponent
 - 9.999 × 10¹ + 0.016 × 10¹
- 2. Add significands
 - $9.999 \times 10^{1} + 0.016 \times 10^{1} = 10.015 \times 10^{1}$
- 3. Normalize result & check for over/underflow
 - 1.0015 × 10²
- 4. Round and renormalize if necessary
 - 1.002 × 10²

Floating-Point Addition

- Now consider a 4-digit binary example
 - $1.000_2 \times 2^{-1} + -1.110_2 \times 2^{-2} (0.5 + -0.4375)$
- 1. Align binary points
 - Shift number with smaller exponent
 - $1.000_2 \times 2^{-1} + -0.111_2 \times 2^{-1}$
- 2. Add significands
 - $1.000_2 \times 2^{-1} + -0.111_2 \times 2^{-1} = 0.001_2 \times 2^{-1}$
- 3. Normalize result & check for over/underflow
 - $1.000_2 \times 2^{-4}$, with no over/underflow
- 4. Round and renormalize if necessary
 - $1.000_2 \times 2^{-4}$ (no change) = 0.0625

FP Adder Hardware

- Much more complex than integer adder
 Doing it in one clock cycle would take too long
 - Much longer than integer operations
 - Slower clock would penalize all instructions
- FP adder usually takes several cycles
 - Can be pipelined



FP Adder Hardware



FP Arithmetic Hardware

- FP multiplier is of similar complexity to FP adder
 - But uses a multiplier for significands instead of an adder
- FP arithmetic hardware usually does
 - Addition, subtraction, multiplication, division, reciprocal, square-root
 - FP \leftrightarrow integer conversion
- Operations usually takes several cycles
 - Can be pipelined

FP Instructions in MIPS

- FP hardware is coprocessor 1
 - Adjunct processor that extends the ISA
- Separate FP registers
 - 32 single-precision: \$f0, \$f1, ... \$f31
 - Paired for double-precision: \$f0/\$f1, \$f2/\$f3, ...
 Deleges 2 of MIDe ISA supports 22 w C4 bit ED regions
 - Release 2 of MIPs ISA supports 32 × 64-bit FP reg's
- FP instructions operate only on FP registers
 - Programs generally don't do integer ops on FP data, or vice versa
 - More registers with minimal code-size impact
- FP load and store instructions (single/double)
 -]wc1,]dc1, swc1, sdc1
 - e.g., ldc1 \$f8, 32(\$sp)

FP Instructions in MIPS

Single-precision arithmetic add.s, sub.s, mul.s, div.s e.g., add.s \$f0, \$f1, \$f6 Double-precision arithmetic add.d, sub.d, mul.d, div.d e.g., mul.d \$f4, \$f4, \$f6 Single- and double-precision comparison • c.xx.s, c.xx.d (xx is eq, 1t, 1e, ...) Sets or clears FP condition-code bit e.g. c.lt.s \$f3, \$f4 Branch on FP condition code true or false bc1t, bc1f e.g., bc1t TargetLabel

FP Example: °F to °C

C code:

```
float f2c (float fahr) {
    return ((5.0/9.0)*(fahr - 32.0));
}
```

- fahr in \$f12, result in \$f0, literals in global memory space
- Compiled MIPS code:

```
f2c: lwc1 $f16, const5($gp)
  lwc2 $f18, const9($gp)
  div.s $f16, $f16, $f18
  lwc1 $f18, const32($gp)
  sub.s $f18, $f12, $f18
  mul.s $f0, $f16, $f18
  jr $ra
```

ALU Design: Datapath



Chapter 4 : The Processor

Dr. Bassam Jamil [Adapted from *Computer Organization and Design*, Patterson & Hennessy]

Introduction

- CPU performance factors
 - Instruction count
 - Determined by ISA and compiler
 - CPI and Cycle time
 - Determined by CPU hardware
- We will examine two MIPS implementations
 - A simplified version
 - A more realistic pipelined version
- Simple subset, shows most aspects
 - Memory reference: 1w, sw
 - Arithmetic/logical: add, sub, and, or, slt
 - Control transfer: beq, j

Instruction Execution

- $PC \rightarrow$ instruction memory, fetch instruction
- Register numbers \rightarrow register file, read registers
- Depending on instruction class
 - Use ALU to calculate
 - Arithmetic result
 - Memory address for load/store
 - Branch target address
 - Access data memory for load/store
 - $PC \leftarrow target address or PC + 4$

Processor Control Unit: Basics

Unit	What needs to be controlled
Register File	 Register Write: enable write to register file Specifying destination Register: instruction[20-16] versus instruction[15-11] Memory-to-register: What to write to register file? Memory output or ALU output
Memory	 Memory Read: enables memory read access Memory Write: enables memory write access
ALU	 ALUOp: specifies ALU operation ALUSource: second operand to ALU can be from register file or instruction (i.e., immediate data)
PC control	 Branch: PC <- (PC+4) + offset Jump: PC <- Jump address

CPU Overview



Multiplexers



Control



Building a Datapath

Datapath

- Elements that process data and addresses in the CPU
 - Registers, ALUs, mux's, memories, …
- We will build a MIPS datapath incrementally
 - Refining the overview design

Instruction Fetch



R-Format Instructions

Read two register operands
Perform arithmetic/logical operation
Write register result



a. Registers

b. ALU

Load/Store Instructions

- Read register operands
- Calculate address using 16-bit offset
 - Use ALU, but sign-extend offset
- Load: Read memory and update registerStore: Write register value to memory



Branch Instructions

- Read register operands
- Compare operands
 - Use ALU, subtract and check Zero output
- Calculate target address
 - Sign-extend displacement
 - Shift left 2 places (word displacement)
 - Add to PC + 4
 - Already calculated by instruction fetch

Branch Instructions



Composing the Elements

- First-cut data path does an instruction in one clock cycle
 - Each datapath element can only do one function at a time
 - Hence, we need separate instruction and data memories
- Use multiplexers where alternate data sources are used for different instructions

R-Type/Load/Store Datapath



Full Datapath



ALU Control

ALU used for

- Load/Store: F = add
- Branch: F = subtract
- R-type: F depends on funct field

ALU control	Function
0000	AND
0001	OR
0010	add
0110	subtract
0111	set-on-less-than
1100	NOR

ALU Control

Assume 2-bit ALUOp derived from opcode Combinational logic derives ALU control

opcode	ALUOp	Operation	funct	ALU function	ALU control
lw	00	load word	XXXXXX	add	0010
SW	00	store word	XXXXXX	add	0010
beq	01	branch equal	XXXXXX	subtract	0110
R-type	10	add	100000	add	0010
		subtract	100010	subtract	0110
		AND	100100	AND	0000
		OR	100101	OR	0001
		set-on-less-than	101010	set-on-less-than	0111

The Main Control Unit

Control signals derived from instruction



Datapath With Control



Chapter 4 — The Processor — 20

R-Type Instruction



Load Instruction



Branch-on-Equal Instruction




Datapath With Jumps Added



Performance Issues

- Longest delay determines clock period
 - Critical path: load instruction
 - Instruction memory \rightarrow register file \rightarrow ALU \rightarrow data memory \rightarrow register file
- Not feasible to vary period for different instructions
- Violates design principle
 - Making the common case fast
- We will improve performance by pipelining

Pipelining Analogy

Pipelined laundry: overlapping executionParallelism improves performance



- Four loads:
 - Speedup
 - = 8/3.5 = 2.3
- Non-stop:
 - Speedup
 - = 2n/0.5n + 1.5 ≈ 4
 - = number of stages

MIPS Pipeline

- Five stages, one step per stage
- 1. IF: Instruction fetch from memory
- 2. ID: Instruction decode & register read
- 3. EX: Execute operation or calculate address
- 4. MEM: Access memory operand
- 5. WB: Write result back to register

Pipeline Performance

- Assume time for stages is
 - 100ps for register read or write
 - 200ps for other stages
- Compare pipelined datapath with single-cycle datapath

Instr	Instr fetch	Register read	ALU op	Memory access	Register write	Total time
lw	200ps	100 ps	200ps	200ps	00ps 100 ps	
SW	200ps	100 ps	200ps	200ps		700ps
R-format	200ps	100 ps	200ps		100 ps	600ps
beq	200ps	100 ps	200ps			500ps

Pipeline Performance



Pipeline Speedup

- If all stages are balanced
 - i.e., all take the same time
 - Time between instructions_{pipelined}
 - = Time between instructions_{nonpipelined} Number of stages
- If not balanced, speedup is less
- Speedup due to increased throughput
 - Latency (time for each instruction) does not decrease

Pipelining and ISA Design

- MIPS ISA designed for pipelining
 - All instructions are 32-bits
 - Easier to fetch and decode in one cycle
 - c.f. x86: 1- to 17-byte instructions
 - Few and regular instruction formats
 - Can decode and read registers in one step
 - Load/store addressing
 - Can calculate address in 3rd stage, access memory in 4th stage
 - Alignment of memory operands
 - Memory access takes only one cycle

Hazards

- Situations that prevent starting the next instruction in the next cycle
- Structure hazards
 - A required resource is busy
- Data hazard
 - Need to wait for previous instruction to complete its data read/write
- Control hazard
 - Deciding on control action depends on previous instruction

Structure Hazards

- Conflict for use of a resource
- In MIPS pipeline with a single memory
 - Load/store requires data access
 - Instruction fetch would have to stall for that cycle
 - Would cause a pipeline "bubble"
- Hence, pipelined datapaths require separate instruction/data memories
 - Or separate instruction/data caches

Data Hazards

An instruction depends on completion of data access by a previous instruction

add \$s0, \$t0, \$t1
sub \$t2, \$s0, \$t3



Forwarding (aka Bypassing)

Use result when it is computed

- Don't wait for it to be stored in a register
- Requires extra connections in the datapath



Load-Use Data Hazard

Can't always avoid stalls by forwarding

- If value not computed when needed
- Can't forward backward in time!



Code Scheduling to Avoid Stalls

- Reorder code to avoid use of load result in the next instruction
- C code for A = B + E; C = B + F;



Control Hazards

- Branch determines flow of control
 - Fetching next instruction depends on branch outcome
 - Pipeline can't always fetch correct instruction
 Still working on ID stage of branch
- In MIPS pipeline
 - Need to compare registers and compute target early in the pipeline
 - Add hardware to do it in ID stage

Stall on Branch

Wait until branch outcome determined before fetching next instruction



Branch Prediction

- Longer pipelines can't readily determine branch outcome early
 - Stall penalty becomes unacceptable
- Predict outcome of branch
 - Only stall if prediction is wrong
- In MIPS pipeline
 - Can predict branches not taken
 - Fetch instruction after branch, with no delay

MIPS with Predict Not Taken



Chapter 4 — The Processor — 42

More-Realistic Branch Prediction

- Static branch prediction
 - Based on typical branch behavior
 - Example: loop and if-statement branches
 - Predict backward branches taken
 - Predict forward branches not taken
- Dynamic branch prediction
 - Hardware measures actual branch behavior
 - e.g., record recent history of each branch
 - Assume future behavior will continue the trend
 - When wrong, stall while re-fetching, and update history

Pipeline Summary

The BIG Picture

- Pipelining improves performance by increasing instruction throughput
 - Executes multiple instructions in parallel
 - Each instruction has the same latency
- Subject to hazards
 - Structure, data, control
- Instruction set design affects complexity of pipeline implementation

MIPS Pipelined Datapath



Pipeline registers

Need registers between stages
 To hold information produced in previous cycle



Pipeline Operation

Cycle-by-cycle flow of instructions through the pipelined datapath

- "Single-clock-cycle" pipeline diagram
 - Shows pipeline usage in a single cycle
 - Highlight resources used
- c.f. "multi-clock-cycle" diagram
 - Graph of operation over time
- We'll look at "single-clock-cycle" diagrams for load & store

IF for Load, Store, ...



ID for Load, Store, ...



EX for Load



Chapter 4 — The Processor — 50

MEM for Load



WB for Load



lw

Corrected Datapath for Load



EX for Store



Chapter 4 — The Processor — 54

MEM for Store



SW





Multi-Cycle Pipeline Diagram

Form showing resource usage



Multi-Cycle Pipeline Diagram

Traditional form

add \$14, \$5, \$6

		Time (in	clock cycle	es) ——						
		CC 1	CC 2	CC 3	CC 4	CC 5	CC 6	CC 7	CC 8	CC 9
P e: oi (ii	rogram xecution rder n instructions)									
	lw \$10, 20(\$1)	Instruction fetch	Instruction decode	Execution	Data access	Write back				
	sub \$11, \$2, \$3		Instruction fetch	Instruction decode	Execution	Data access	Write back			
	add \$12, \$3, \$4			Instruction fetch	Instruction decode	Execution	Data access	Write back		
	lw \$13, 24(\$1)				Instruction	Instruction	Execution	Data	Write back	

fetch

decode

Instruction

fetch

Instruction

decode

access

Execution

Data

access

Write back

Single-Cycle Pipeline Diagram

State of pipeline in a given cycle


Pipelined Control (Simplified)



Pipelined Control

Control signals derived from instructionAs in single-cycle implementation



Pipelined Control



Data Hazards in ALU Instructions

Consider this sequence:

sub \$2, \$1,\$3
and \$12,\$2,\$5
or \$13,\$6,\$2
add \$14,\$2,\$2
sw \$15,100(\$2)

We can resolve hazards with forwarding

How do we detect when to forward?

Dependencies & Forwarding



Detecting the Need to Forward

Pass register numbers along pipeline

- e.g., ID/EX.RegisterRs = register number for Rs sitting in ID/EX pipeline register
- ALU operand register numbers in EX stage are given by
 - ID/EX.RegisterRs, ID/EX.RegisterRt
- Data hazards when

1a. EX/MEM.RegisterRd = ID/EX.RegisterRs

- 1b. EX/MEM.RegisterRd = ID/EX.RegisterRt
- 2a. MEM/WB.RegisterRd = ID/EX.RegisterRs
- 2b. MEM/WB.RegisterRd = ID/EX.RegisterRt



Detecting the Need to Forward

- But only if forwarding instruction will write to a register!
 - EX/MEM.RegWrite, MEM/WB.RegWrite
- And only if Rd for that instruction is not \$zero
 - EX/MEM.RegisterRd ≠ 0, MEM/WB.RegisterRd ≠ 0

Forwarding Paths



b. With forwarding

Forwarding Conditions

- EX hazard
 - if (EX/MEM.RegWrite and (EX/MEM.RegisterRd ≠ 0) and (EX/MEM.RegisterRd = ID/EX.RegisterRs)) ForwardA = 10
 - if (EX/MEM.RegWrite and (EX/MEM.RegisterRd ≠ 0) and (EX/MEM.RegisterRd = ID/EX.RegisterRt)) ForwardB = 10

MEM hazard

- if (MEM/WB.RegWrite and (MEM/WB.RegisterRd ≠ 0) and (MEM/WB.RegisterRd = ID/EX.RegisterRs)) ForwardA = 01
- if (MEM/WB.RegWrite and (MEM/WB.RegisterRd ≠ 0) and (MEM/WB.RegisterRd = ID/EX.RegisterRt)) ForwardB = 01

Double Data Hazard

Consider the sequence:

- add \$1,\$1,\$2 add \$1,\$1,\$3 add \$1,\$1,\$4
- Both hazards occur
 - Want to use the most recent
- Revise MEM hazard condition
 - Only fwd if EX hazard condition isn't true

Revised Forwarding Condition

- MEM hazard
 - if (MEM/WB.RegWrite and (MEM/WB.RegisterRd ≠ 0) and not (EX/MEM.RegWrite and (EX/MEM.RegisterRd ≠ 0) and (EX/MEM.RegisterRd = ID/EX.RegisterRs)) and (MEM/WB.RegisterRd = ID/EX.RegisterRs))
 ForwardA = 01
 - if (MEM/WB.RegWrite and (MEM/WB.RegisterRd ≠ 0) and not (EX/MEM.RegWrite and (EX/MEM.RegisterRd ≠ 0) and (EX/MEM.RegisterRd = ID/EX.RegisterRt)) and (MEM/WB.RegisterRd = ID/EX.RegisterRt)) ForwardB = 01

Datapath with Forwarding



Load-Use Data Hazard



Load-Use Hazard Detection

- Check when using instruction is decoded in ID stage
- ALU operand register numbers in ID stage are given by
 - IF/ID.RegisterRs, IF/ID.RegisterRt
- Load-use hazard when
 - ID/EX.MemRead and ((ID/EX.RegisterRt = IF/ID.RegisterRs) or (ID/EX.RegisterRt = IF/ID.RegisterRt))
- If detected, stall and insert bubble

How to Stall the Pipeline

- Force control values in ID/EX register to 0
 - EX, MEM and WB do nop (no-operation)
- Prevent update of PC and IF/ID register
 - Using instruction is decoded again
 - Following instruction is fetched again
 - I-cycle stall allows MEM to read data for Tw
 - Can subsequently forward to EX stage

Stall/Bubble in the Pipeline



Stall/Bubble in the Pipeline



Chapter 4 — The Processor — 76

Datapath with Hazard Detection



Chapter 4 — The Processor — 77

Stalls and Performance

The BIG Picture

Stalls reduce performance
But are required to get correct results
Compiler can arrange code to avoid hazards and stalls

Requires knowledge of the pipeline structure

Branch Hazards

If branch outcome determined in MEM



Reducing Branch Delay

- Move hardware to determine outcome to ID stage
 - Target address adder
 - Register comparator
- Example: branch taken

36:	sub	\$10,	\$4,	\$8
40:	beq	\$1,	\$3,	7
44:	and	\$12,	\$2,	\$5
48:	or	\$13,	\$2,	\$6
52:	add	\$14,	\$4,	\$2
56:	slt	\$15,	\$6,	\$7
72:	٦w	\$4, !	50(\$7	7)

Example: Branch Taken



Example: Branch Taken



Data Hazards for Branches

If a comparison register is a destination of 2nd or 3rd preceding ALU instruction



Can resolve using forwarding

Data Hazards for Branches

- If a comparison register is a destination of preceding ALU instruction or 2nd preceding load instruction
 - Need 1 stall cycle



Data Hazards for Branches

- If a comparison register is a destination of immediately preceding load instruction
 - Need 2 stall cycles



Dynamic Branch Prediction

- In deeper and superscalar pipelines, branch penalty is more significant
- Use dynamic prediction
 - Branch prediction buffer (aka branch history table)
 - Indexed by recent branch instruction addresses
 - Stores outcome (taken/not taken)
 - To execute a branch
 - Check table, expect the same outcome
 - Start fetching from fall-through or target
 - If wrong, flush pipeline and flip prediction

1-Bit Predictor: Shortcoming

Inner loop branches mispredicted twice!



- Mispredict as taken on last iteration of inner loop
- Then mispredict as not taken on first iteration of inner loop next time around

2-Bit Predictor

Only change prediction on two successive mispredictions



Calculating the Branch Target

- Even with predictor, still need to calculate the target address
 - 1-cycle penalty for a taken branch
- Branch target buffer
 - Cache of target addresses
 - Indexed by PC when instruction fetched
 - If hit and instruction is branch predicted taken, can fetch target immediately

Exceptions and Interrupts

- "Unexpected" events requiring change in flow of control
 - Different ISAs use the terms differently
- Exception
 - Arises within the CPU
 - e.g., undefined opcode, overflow, syscall, …
 - Interrupt
 - From an external I/O controller
- Dealing with them without sacrificing performance is hard

Handling Exceptions

- **Save PC** of offending (or interrupted) instruction
 - In MIPS: Exception Program Counter (EPC)
- Save indication of the problem
 - In MIPS: Cause register (status register)
 - We'll assume 1-bit
 - 0 for undefined opcode, 1 for overflow
- Jump to handler at 8000 00180

An Alternate Mechanism

- Vectored Interrupts
 - Handler address determined by the cause
- Example:
 - Undefined opcode:
 - Overflow:

• • • • • •

- Instructions either
 - Deal with the interrupt, or
 - Jump to real handler

C000 0000 C000 0020 C000 0040

Handler Actions

- Read cause, and transfer to relevant handler
- Determine action required
- If restartable
 - Take corrective action
 - use EPC to return to program
- Otherwise
 - Terminate program
 - Report error using EPC, cause, …

Exceptions in a Pipeline

- Another form of control hazard
- Consider overflow on add in EX stage add \$1, \$2, \$1
 - Prevent \$1 from being clobbered
 - Complete previous instructions
 - Flush add and subsequent instructions
 - Set Cause and EPC register values
 - Transfer control to handler
- Similar to mispredicted branch
 - Use much of the same hardware

Pipeline with Exceptions


Exception Properties

- Restartable exceptions
 - Pipeline can flush the instruction
 - Handler executes, then returns to the instruction
 - Refetched and executed from scratch
- PC saved in EPC register
 - Identifies causing instruction
 - Actually PC + 4 is saved
 - Handler must adjust

Exception Example

Exception on add in

40	sub	\$11,	\$2,	\$4
44	and	\$12,	\$2,	\$5
48	or	\$13,	\$2,	\$6
4C	add	\$1,	\$2,	\$1
50	slt	\$15,	\$6,	\$7
54	٦w	\$16,	50(\$7)

Handler

...

...

80000180	SW	\$25,	1000(\$0)
80000184	SW	\$26,	1004(\$0)

Exception Example



Exception Example



Multiple Exceptions

- Pipelining overlaps multiple instructions
 - Could have multiple exceptions at once
- Simple approach: deal with exception from earliest instruction
 - Flush subsequent instructions
 - "Precise" exceptions
- In complex pipelines
 - Multiple instructions issued per cycle
 - Out-of-order completion
 - Maintaining precise exceptions is difficult!

Hardware/Software Interface

- Hardware stops pipeline and save state
 - Including exception cause(s)
- Let the handler work out
 - Which instruction(s) had exceptions
 - Which to complete or flush
 - May require "manual" completion

Associating correct exception with correct instruction

- Imprecise exceptions are not associated with the exact instruction that caused the exception
 - Hardware detect the exception. Leave to OS to determine which instruction caused the interrupt.
- Precise exceptions
 - Supported by most processors

Instruction-Level Parallelism (ILP)

- Pipelining: executing multiple instructions in parallel
- To increase ILP
 - Deeper pipeline
 - Less work per stage \Rightarrow shorter clock cycle (higher freq)
 - Multiple issue
 - Replicate pipeline stages \Rightarrow multiple pipelines
 - Start multiple instructions per clock cycle
 - CPI < 1, so use Instructions Per Cycle (IPC)</p>
 - E.g., 4GHz 4-way multiple-issue
 - 16 BIPS (billion inst per sec), peak CPI = 0.25, peak IPC = 4
 - But dependencies reduce this in practice

Multiple Issue

- Static multiple issue
 - Compiler groups instructions to be issued together
 - Packages them into "issue slots"
 - Compiler detects and avoids hazards
- Dynamic multiple issue
 - CPU examines instruction stream and chooses instructions to issue each cycle
 - Compiler can help by reordering instructions
 - CPU resolves hazards using advanced techniques at runtime

Speculation

- "Guess" what to do with an instruction
 - Start operation as soon as possible
 - Check whether guess was right
 - If so, complete the operation
 - If not, roll-back and do the right thing
- Common to static and dynamic multiple issue

Examples

- Speculate on branch outcome
 - Roll back if path taken is different
- Speculate on load
 - Roll back if location is updated

Compiler/Hardware Speculation

- Compiler can reorder instructions
 - e.g., move load before branch
 - Can include "fix-up" instructions to recover from incorrect guess
- Hardware can look ahead for instructions to execute
 - Buffer results until it determines they are actually needed
 - Flush buffers on incorrect speculation

Speculation and Exceptions (read)

- What if exception occurs on a speculatively executed instruction?
 - e.g., speculative load before null-pointer check
- Static speculation
 - Can add ISA support for deferring exceptions
- Dynamic speculation
 - Can buffer exceptions until instruction completion (which may not occur)

Static Multiple Issue

- Compiler groups instructions into "issue packets"
 - Group of instructions that can be issued on a single cycle
 - Determined by pipeline resources required
- Think of an issue packet as a very long instruction
 - Specifies multiple concurrent operations
 - \Rightarrow Very Long Instruction Word (VLIW)

Scheduling Static Multiple Issue

- Compiler must remove some/all hazards
 - Reorder instructions into issue packets
 - No dependencies with a packet
 - Possibly some dependencies between packets
 - Varies between ISAs; compiler must know!
 - Pad with nop if necessary

MIPS with Static Dual Issue

- Two-issue packets
 - One ALU/branch instruction
 - One load/store instruction
 - 64-bit aligned
 - ALU/branch, then load/store
 - Pad an unused instruction with nop

Address	Instruction type	Pipeline Stages						
n	ALU/branch	IF	ID	EX	MEM	WB		
n + 4	Load/store	IF	ID	EX	MEM	WB		
n + 8	ALU/branch		IF	ID	EX	MEM	WB	
n + 12	Load/store		IF	ID	EX	MEM	WB	
n + 16	ALU/branch			IF	ID	EX	MEM	WB
n + 20	Load/store			IF	ID	EX	MEM	WB

MIPS with Static Dual Issue



Hazards in the Dual-Issue MIPS

- More instructions executing in parallel
- EX data hazard
 - Forwarding avoided stalls with single-issue
 - Now can't use ALU result in load/store in same packet
 - add \$t0, \$s0, \$s1 load \$s2, 0(\$t0)
 - Split into two packets, effectively a stall
- Load-use hazard
 - Still one cycle use latency, but now two instructions
- More aggressive scheduling required

Scheduling Example (read)

Schedule this for dual-issue MIPS

Loop:	٦w	\$t0,	0(\$s1)	#	<pre>\$t0=array element</pre>
	addu	\$t0,	\$t0, \$s2	#	add scalar in \$s2
	SW	\$t0,	0(\$s1)	#	store result
	addi	\$s1,	\$s1,-4	#	decrement pointer
	bne	\$s1,	\$zero, Loop	#	branch \$s1!=0

	ALU/branch	Load/store	cycle
Loop:	nop	lw \$t0, 0(\$s1)	1
	addi <mark>\$s1</mark> , \$s1,-4	nop	2
	addu \$t0, \$t0, \$s2	nop	3
	bne \$s1 , \$zero, Loop	sw \$t0, 4(\$s1)	4

Chapter 4 — The Processor — 112

Loop Unrolling (read)

- Replicate loop body to expose more parallelism
 - Reduces loop-control overhead
- Use different registers per replication
 - Called "register renaming"
 - Avoid loop-carried "anti-dependencies"
 - Store followed by a load of the same register
 - Aka "name dependence"
 - Reuse of a register name

Loop Unrolling Example (read)

	ALU/branch	Load/store	cycle
Loop:	addi <mark>\$s1</mark> , \$s1,-16	lw \$t0, 0(\$s1)	1
	nop	lw \$t1, 12(\$s1)	2
	addu \$t0, \$t0, \$s2	lw \$t2, 8(\$s1)	3
	addu \$t1, \$t1, \$s2	lw \$t3, 4(\$s1)	4
	addu \$t2, \$t2, \$s2	sw \$t0, 16(\$s1)	5
	addu \$t3, \$t4, \$s2	sw \$t1, 12(\$s1)	6
	nop	sw \$t2, 8(\$s1)	7
	bne <mark>\$s1</mark> , \$zero, Loop	sw \$t3, 4(\$s1)	8

IPC = 14/8 = 1.75

Closer to 2, but at cost of registers and code size

Dynamic Multiple Issue

- "Superscalar" processors
 - CPU decides whether to issue 0, 1, 2, ... each cycle
 - Avoiding structural and data hazards
- Avoids the need for compiler scheduling
 - Though it may still help
 - Code semantics ensured by the CPU

Dynamic Pipeline Scheduling (rea

- Allow the CPU to execute instructions out of order to avoid stalls
 - But commit result to registers in order
- Example
 - lw \$t0, 20(\$s2)
 addu \$t1, \$t0, \$t2
 sub \$s4, \$s4, \$t3
 slti \$t5, \$s4, 20
 - Can start sub while addu is waiting for lw

Dynamically Scheduled CPU



REST Is Reading Material

Chapter 4 — The Processor — 118

Register Renaming

- Reservation stations and reorder buffer effectively provide register renaming
- On instruction issue to reservation station
 - If operand is available in register file or reorder buffer
 - Copied to reservation station
 - No longer required in the register; can be overwritten
 - If operand is not yet available
 - It will be provided to the reservation station by a function unit
 - Register update may not be required

Speculation

- Predict branch and continue issuing
 - Don't commit until branch outcome determined
- Load speculation
 - Avoid load and cache miss delay
 - Predict the effective address
 - Predict loaded value
 - Load before completing outstanding stores
 - Bypass stored values to load unit

Don't commit load until speculation cleared

Why Do Dynamic Scheduling?

- Why not just let the compiler schedule code?
- Not all stalls are predicable
 - e.g., cache misses
- Can't always schedule around branches
 - Branch outcome is dynamically determined
- Different implementations of an ISA have different latencies and hazards

Does Multiple Issue Work?

The BIG Picture

- Yes, but not as much as we'd like
- Programs have real dependencies that limit ILP
- Some dependencies are hard to eliminate
 - e.g., pointer aliasing
- Some parallelism is hard to expose
 - Limited window size during instruction issue
- Memory delays and limited bandwidth
 - Hard to keep pipelines full
- Speculation can help if done well

Power Efficiency

Complexity of dynamic scheduling and speculations requires power

Multiple simpler cores may be better

Microprocessor	Year	Clock Rate	Pipeline Stages	lssue width	Out-of-order/ Speculation	Cores	Power
i486	1989	25MHz	5	1	No	1	5W
Pentium	1993	66MHz	5	2	No	1	10W
Pentium Pro	1997	200MHz	10	3	Yes	1	29W
P4 Willamette	2001	2000MHz	22	3	Yes	1	75W
P4 Prescott	2004	3600MHz	31	3	Yes	1	103W
Core	2006	2930MHz	14	4	Yes	2	75W
UltraSparc III	2003	1950MHz	14	4	No	1	90W
UltraSparc T1	2005	1200MHz	6	1	No	8	70W

The Opteron X4 Microarchitecture



The Opteron X4 Pipeline Flow

For integer operations



- FP is 5 stages longer
- Up to 106 RISC-ops in progress
- Bottlenecks
 - Complex instructions with long dependencies
 - Branch mispredictions
 - Memory access delays

Fallacies

- Pipelining is easy (!)
 - The basic idea is easy
 - The devil is in the details
 - e.g., detecting data hazards
- Pipelining is independent of technology
 - So why haven't we always done pipelining?
 - More transistors make more advanced techniques feasible
 - Pipeline-related ISA design needs to take account of technology trends
 - e.g., predicated instructions

Pitfalls

Poor ISA design can make pipelining harder

- e.g., complex instruction sets (VAX, IA-32)
 - Significant overhead to make pipelining work
 - IA-32 micro-op approach
- e.g., complex addressing modes
 - Register update side effects, memory indirection
- e.g., delayed branches
 - Advanced pipelines have long delay slots





CPE 408340 Computer Organization

Chapter 5 : Large and Fast: Exploiting Memory Hierarchy The

Dr. Bassam Jamil

[Adapted from Computer Organization and Design,

Patterson & Hennessy]

Memory Technology

- Static RAM (SRAM)
 - 0.5ns 2.5ns, \$2000 \$5000 per GB
- Dynamic RAM (DRAM)
 - 50ns 70ns, \$20 \$75 per GB
- Magnetic disk
 - 5ms 20ms, \$0.20 \$2 per GB
- Ideal memory
 - Access time of SRAM
 - Capacity and cost/GB of disk

Principle of Locality

- Programs access a small proportion of their address space at any time
- Temporal locality
 - Items accessed recently are likely to be accessed again soon
 - e.g., instructions in a loop, induction variables
- Spatial locality
 - Items near those accessed recently are likely to be accessed soon
 - E.g., sequential instruction access, array data

Taking Advantage of Locality

- Memory hierarchy
- Store everything on disk
- Copy recently accessed (and nearby) items from disk to smaller DRAM memory
 - Main memory
- Copy more recently accessed (and nearby) items from DRAM to smaller SRAM memory
 - Cache memory attached to CPU
Memory Hierarchy Levels



- Block (aka line): unit of copying
 - May be multiple words
- If accessed data is present in upper level
 - Hit: access satisfied by upper level
 - Hit ratio: hits/accesses
- If accessed data is absent
 - Miss: block copied from lower level
 - Time taken: miss penalty
 - Miss ratio: misses/accesses
 = 1 hit ratio
 - Then accessed data supplied from upper level

Cache Memory

- Cache memory
 - The level of the memory hierarchy closest to the CPU
 - Given accesses $X_1, \ldots, X_{n-1}, X_n$





a. Before the reference to X_n

b. After the reference to X_n

- How do we know if the data is present?
- Where do we look?

Cache Design Rules



Direct Cache Example

- A cache is direct-mapped and has 64 KB data. Each block contains 32 bytes. The address is 32 bits wide. What are the sizes of the tag, index, and block offset fields?
- # bits in block offset = 5 (since each block contains 2^5 bytes)
- # blocks in cache = 64×1024 / 32 = 2048 blocks
 - So # bits in index field = 11 (since there are 2^11 blocks)
- # bits in tag field = 32 5 11 = 16 (the rest!)

K-way Cache Example

- A cache is 4-way set-associative and has 64 KB data. Each block contains 32 bytes. The address is 32 bits wide. What are the sizes of the tag, index, and block offset fields?
- # bits in block offset = 5 (since each block contains 2⁵ bytes)
- # blocks in cache = 64×1024 / 32 = 2048 (2^11)
- # sets in cache = 2048 / 4 = 512 (2^9) sets (a set is 4 blocks kept in the cache for each index)

– So # bits in index field = 9

bits in tag field = 32 - 5 - 9 = 18



Tags and Valid Bits

- How do we know which particular block is stored in a cache location?
 - Store block address as well as the data
 - Actually, only need the high-order bits
 - Called the tag
- What if there is no data in a location?
 - Valid bit: 1 = present, 0 = not present
 - Initially 0

8-blocks, 1 word/block, direct mapped
Initial state, Mem=32 words (or blocks)

Index	V	Тад	Data
000	Ν		
001	Ν		
010	Ν		
011	N		
100	N		
101	N		
110	N		
111	N		

Word addr	Binary addr	Hit/miss	Cache block	
22	10 110	Miss	110	

Index	V	Тад	Data
000	N		
001	N		
010	N		
011	N		
100	N		
101	N		
110	Υ	10	Mem[10110]
111	N		

Word addr	Binary addr	Hit/miss	Cache block	
26	11 010	Miss	010	

Index	V	Tag	Data
000	N		
001	N		
010	Υ	11	Mem[11010]
011	N		
100	N		
101	N		
110	Y	10	Mem[10110]
111	N		

Word addr	Word addr Binary addr		Cache block	
22	10 110	Hit	110	
26	11 010	Hit	010	

Index	V	Tag	Data
000	N		
001	N		
010	Y	11	Mem[11010]
011	N		
100	N		
101	N		
110	Y	10	Mem[10110]
111	N		

Word addr		Binary addr		Hit/miss	Cache block	
16		10 000		Miss	000	
3		00 011		Miss	011	
16		10 000		Hit	000	
Index	V	Tag	Dat	а		
000	Υ	10	Mem[10000]			
001	N					
010	Y	11	Mei	m[11010]		
011	Υ	00	Me	m [00011]		
100	N					
101	N					
110	Y	10	Mem[10110]			
111	N					

M

Word addr	Binary addr	Hit/miss	Cache block	
18	10 010	Miss	010	

	Index	V	Tag	Data	
	000	Y	10	Mem[10000]	
	001	Ν			
\triangleleft	010	Υ	10	Mem[10010]	Miss :Tag
	011	Y	00	Mem[00011]	mismatch
	100	Ν			
	101	Ν			
	110	Y	10	Mem[10110]	
	111	Ν			

Address Subdivision



Example: Larger Block Size

- 64 blocks, 16 bytes/block
 - To what block number does address 1200 map?
- Block address = $\lfloor 1200/16 \rfloor = 75$
- Block number = 75 modulo 64 = 11





Associative Caches

Fully associative

- Allow a given block to go in any cache entry
- Requires all entries to be searched at once
- Comparator per entry (expensive)
- n-way set associative
 - Each set contains n entries
 - Block number determines which set
 - Block number) modulo (#Sets in cache)
 - Search all entries in a given set at once
 - n comparators (less expensive)

Associative Cache Example





Spectrum of Associativity

For a cache with 8 entries

One-way set associative



Two-way set associative

Set	Tag	Data	Tag	Data
0				
1				
2				
3				

Four-way set associative

Set	Tag	Data	Tag	Data	Tag	Data	Tag	Data
0								
1								

Eight-way set associative (fully associative)

 Tag
 Data
 Data
 Tag
 Data
 Tag
 Data
 Tag
 Data
 Tag
 <thData</th>
 <thData</th>
 <thData</th>
 <thData</th>

Cache Performance

Components of CPU time

- Program execution cycles
 - Includes cache hit time
- Memory stall cycles
 - Mainly from cache misses
- With simplifying assumptions:

Recall:

CPUTime = Instructio n Count × CPI× Clock Cycle Time CPUTime = *CycleCount* × Clock Cycle Time

> In the next few slides we will measure: 1. Miss Rate 2. Miss Penalty

Memory stall cycles $= \frac{\text{Memory accesses}}{\text{Program}} \times \text{Miss rate} \times \text{Miss penalty}$ $= \frac{\text{Instructions}}{\text{Program}} \times \frac{\text{Misses}}{\text{Instruction}} \times \text{Miss penalty}$

Associativity Example

- Compare 4-block caches
 - Direct mapped, 2-way set associative, fully associative
 - Block access sequence: 0, 8, 0, 6, 8

Direct mapped

Block	Cache	Hit/miss	Cache content after access				
address	index		0	1	2	3	
0	0	miss	Mem[0]				
8	0	miss	Mem[8]				
0	0	miss	Mem[0]				
6	2	miss	Mem[0]		Mem[6]		
8	0	miss	Mem[8]		Mem[6]		



Associativity Example

2-way set associative

Block	Cache	Hit/miss	Cache content after access			
address	index		Set 0		Set 1	
0	0	miss	Mem[0]			
8	0	miss	Mem[0]	Mem[8]		
0	0	hit	Mem[0]	Mem[8]		
6	0	miss	Mem[0]	Mem[6]		
8	0	miss	Mem[8]	Mem[6]		

Fully associative

Block	Hit/miss	Cache content after access			
address					
0	miss	Mem[0]			
8	miss	Mem[0]	Mem[8]		
0	hit	Mem[0]	Mem[8]		
6	miss	Mem[0]	Mem[8]	Mem[6]	
8	hit	Mem[0]	Mem[8]	Mem[6]	

How Much Associativity

- Increased associativity decreases miss rate
 - But with diminishing returns
- Simulation of a system with 64KB D-cache, 16-word blocks, SPEC2000
 - 1-way: 10.3%
 - 2-way: 8.6%
 - 4-way: 8.3%
 - 8-way: 8.1%

Set Associative Cache Organization



Block Size Considerations

- Larger blocks should reduce miss rate
 - Due to spatial locality
- But in a fixed-sized cache
 - Larger blocks \Rightarrow fewer of them
 - More competition \Rightarrow increased miss rate
 - Larger blocks \Rightarrow pollution
- Larger miss penalty
 - Can override benefit of reduced miss rate
 - Early restart and critical-word-first can help

Cache Design: (1) Associativity vs miss rate

- Higher associativity ==> more complex HW
- But a highly-associative cache will have a lower miss rate
 - Each set has more blocks, so there's less chance of a conflict between two addresses
 - Overall, this will reduce Average memory access time (AMAT) and memory stall cycles



Cache Design: (2) Cache size vs miss rate

In a larger cache there's less chance there will be of a conflict



Cache Design: (3) Block size vs miss rate

- Smaller blocks do not take maximum advantage of spatial locality
- But if blocks are too large, there are fewer blocks available, and more potential conflicts misses



Cache Misses

- On cache hit, CPU proceeds normally
- On cache miss
 - Stall the CPU pipeline
 - Fetch block from next level of hierarchy
 - Instruction cache miss
 - Restart instruction fetch
 - Data cache miss
 - Complete data access

Write-Through

- On data-write hit, could just update the block in cache
 - But then cache and memory would be inconsistent
- Write through: also update memory
- But makes writes take longer
 - e.g., if base CPI = 1, 10% of instructions are stores, write to memory takes 100 cycles

Effective CPI = 1 + 0.1×100 = 11

- Solution: write buffer
 - Holds data waiting to be written to memory
 - CPU continues immediately
 - Only stalls on write if write buffer is already full

Write-Back

- Alternative: On data-write hit, just update the block in cache
 - Keep track of whether each block is dirty
- When a dirty block is replaced
 - Write it back to memory
 - Can use a write buffer to allow replacing block to be read first



Write Allocation

- What should happen on a write miss?
- Alternatives for write-through
 - Write-allocate on miss: fetch the block
 - Write around (no write allocate): don't fetch the block
 - Since programs often write a whole block before reading it (e.g., initialization)
- For write-back
 - Usually fetch the block

Example: Intrinsity FastMATH

- Embedded MIPS processor
 - 12-stage pipeline
 - Instruction and data access on each cycle
- Split cache: separate I-cache and D-cache
 - Each 16KB: 256 blocks × 16 words/block
 - D-cache: write-through or write-back
 - SPEC2000 miss rates
 - I-cache: 0.4%
 - D-cache: 11.4%
 - Weighted average: 3.2%

Example: Intrinsity FastMATH



Main Memory Supporting Caches

- Use DRAMs for main memory
 - Fixed width (e.g., 1 word)
 - Connected by fixed-width clocked bus
 - Bus clock is typically slower than CPU clock
- Example cache block read
 - 1 bus cycle for address transfer
 - 15 bus cycles per DRAM access
 - 1 bus cycle per data transfer
- For 4-word block, 1-word-wide DRAM
 - Miss penalty = $1 + 4 \times 15 + 4 \times 1 = 65$ bus cycles
 - Bandwidth = 16 bytes / 65 cycles = 0.25 B/cycle

Increasing Memory Bandwidth



Miss Penalty = Addr_Transfer + MemoryAccess + DataTrasfer



Interleaved memory


Advanced DRAM Organization

- Bits in a DRAM are organized as a rectangular array
 - DRAM accesses an entire row
 - Burst mode: supply successive words from a row with reduced latency
- Double data rate (DDR) DRAM
 - Transfer on rising and falling clock edges
- Quad data rate (QDR) DRAM
 - Separate DDR inputs and outputs



DRAM Generations

Year	Capacity	\$/GB
1980	64Kbit	\$1500000
1983	256Kbit	\$500000
1985	1Mbit	\$200000
1989	4Mbit	\$50000
1992	16Mbit	\$15000
1996	64Mbit	\$10000
1998	128Mbit	\$4000
2000	256Mbit	\$1000
2004	512Mbit	\$250
2007	1Gbit	\$50





Measuring Cache Performance

Components of CPU time
Program execution cycles
Includes cache hit time
Memory stall cycles
Mainly from cache misses
With simplifying assumptions:

Memory stall cycles $= \frac{Memory \ accesses}{Program} \times Miss \ rate \times Miss \ penalty$ $= \frac{Instructions}{Program} \times \frac{Misses}{Instruction} \times Miss \ penalty$

Chapter 5 — Large and Fast: Exploiting Memory Hierarchy — 43

Cache Performance Example

- Given
 - I-cache miss rate = 2%
 - D-cache miss rate = 4%
 - Miss penalty = 100 cycles
 - Base CPI (ideal cache) = 2
 - Load & stores are 36% of instructions
- Miss cycles per instruction
 - I-cache: 0.02 × 100 = 2
 - D-cache: 0.36 × 0.04 × 100 = 1.44
- Actual CPI = 2 + 2 + 1.44 = 5.44

Ideal CPU is 5.44/2 =2.72 times faster

Average Access Time

- Hit time is also important for performance
- Average memory access time (AMAT)
 - AMAT = Hit time + Miss rate × Miss penalty
- Example
 - CPU with 1ns clock, hit time = 1 cycle, miss penalty = 20 cycles, I-cache miss rate = 5%
 - AMAT = 1 + 0.05 × 20 = 2ns
 - 2 cycles per instruction

Performance Summary

- When CPU performance increased
 - Miss penalty becomes more significant
- Decreasing base CPI
 - Greater proportion of time spent on memory stalls
- Increasing clock rate
 - Memory stalls account for more CPU cycles
- Can't neglect cache behavior when evaluating system performance

Replacement Policy

- Direct mapped: no choice
- Set associative
 - Prefer non-valid entry, if there is one
 - Otherwise, choose among entries in the set
- Least-recently used (LRU)
 - Choose the one unused for the longest time
 - Simple for 2-way, manageable for 4-way, too hard beyond that
- Random
 - Gives approximately the same performance as LRU for high associativity

Cache Misses

Cache Misses	The Cause	Dependency
Capacity misses	Occur due to the finite size of the cache.	Cache size
Conflict misses	Occur because the	Associatively
	cache had evicted an	
	entry earlier.	
Compulsory	Caused by the first	Block size
misses	reference to a location	
(Cold misses)	in memory.	

Cache Design Trade-offs

Design change	Effect on miss rate	Negative performance effect
Increase cache size	Decrease capacity misses	May increase access time
Increase associativity	Decrease conflict misses	May increase access time
Increase block size	Decrease compulsory misses	Increases miss penalty. For very large block size, may increase miss rate due to pollution.



Multilevel Caches

- Primary cache attached to CPU
 - Small, but fast
- Level-2 cache services misses from primary cache
 - Larger, slower, but still faster than main memory
- Main memory services L-2 cache misses
- Some high-end systems include L-3 cache

Multilevel Cache Example

- Given
 - CPU base CPI = 1, clock rate = 4GHz
 - Miss rate/instruction = 2%
 - Main memory access time = 100ns
- With just primary cache
 - Miss penalty = 100ns/0.25ns = 400 cycles
 - Effective CPI = 1 + 0.02 × 400 = 9

Example (cont.)

- Now add L-2 cache
 - Access time = 5ns
 - Global miss rate to main memory = 0.5%
- Primary miss with L-2 hit
 - Penalty = 5ns/0.25ns = 20 cycles
- Primary miss with L-2 miss
 - Extra penalty = 400 cycles
- $CPI = 1 + 0.02 \times 20 + 0.005 \times 400 = 3.4$
- Performance ratio = 9/3.4 = 2.6

In summary: CPI and AMAT for multi-level cache system



Multilevel Cache Considerations

- Primary cache
 - Focus on minimal hit time
- L-2 cache
 - Focus on low miss rate to avoid main memory access
 - Hit time has less overall impact
- Results
 - L-1 cache usually smaller than a single cache
 - L-1 block size smaller than L-2 block size

Intel Core-i7 three-level cache Architecture



Interactions with Advanced CPUs

- Out-of-order CPUs can execute instructions during cache miss
 - Pending store stays in load/store unit
 - Dependent instructions wait in reservation stations
 - Independent instructions continue
- Effect of miss depends on program data flow
 - Much harder to analyze
 - Use system simulation

Interactions with Software

Misses depend on memory access patterns

 Algorithm behavior
Compiler optimization for

memory access





Chapter 5 — Large and Fast: Exploiting Memory Hierarchy — 57

Virtual Memory

- Use main memory as a "cache" for secondary (disk) storage
 - Managed jointly by CPU hardware and the operating system (OS)
- Programs share main memory
 - Each gets a private virtual address space holding its frequently used code and data
 - Protected from other programs
- CPU and OS translate virtual addresses to physical addresses
 - VM "block" is called a page
 - VM translation "miss" is called a page fault

Address Translation

Fixed-size pages (e.g., 4K)



Physical address

Virtual address

Chapter 5 — Large and Fast: Exploiting Memory Hierarchy — 59

Page Fault Penalty

- On page fault, the page must be fetched from disk
 - Takes millions of clock cycles
 - Handled by OS code
- Try to minimize page fault rate
 - Fully associative placement
 - Smart replacement algorithms



Page Tables

- Stores placement information
 - Array of page table entries, indexed by virtual page number
 - Page table register in CPU points to page table in physical memory
- If page is present (valid-bit) in memory
 - PTE stores the physical page number
 - Plus other status bits (referenced, dirty, ...)
- If page is not present
 - PTE can refer to location in swap space on disk

Translation Using a Page Table



Physical address

Size of Physical Memory = # Physical_pages * Page_size # Physical Page = 2 Physical Page Number Page Table Size = #Virtual_pages * EnrySize

Virtual Memory System Example



Mapping Pages to Storage



Chapter 5 — Large and Fast: Exploiting Memory Hierarchy — 64

Replacement and Writes

- To reduce page fault rate, prefer leastrecently used (LRU) replacement
 - Reference bit (aka use bit) in PTE set to 1 on access to page
 - Periodically cleared to 0 by OS
 - A page with reference bit = 0 has not been used recently
- Disk writes take millions of cycles
 - Block at once, not individual locations
 - Write through is impractical
 - Use write-back
 - Dirty bit in PTE set when page is written

Fast Translation Using a TLB

- Address translation would appear to require extra memory references
 - One to access the PTE
 - Then the actual memory access
- But access to page tables has good locality
 - So use a fast cache of PTEs within the CPU
 - Called a Translation Look-aside Buffer (TLB)
 - Typical: 16–512 PTEs, 0.5–1 cycle for hit, 10–100 cycles for miss, 0.01%–1% miss rate
 - Misses could be handled by hardware or software



Fast Translation Using a TLB



Chapter 5 — Large and Fast: Exploiting Memory Hierarchy — 67

TLB Misses

- If page is in memory
 - Load the PTE from memory and retry
 - Could be handled in hardware
 - Can get complex for more complicated page table structures
 - Or in software
 - Raise a special exception, with optimized handler
- If page is not in memory (page fault)
 - OS handles fetching the page and updating the page table
 - Then restart the faulting instruction

TLB Miss Handler

- **TLB** miss indicates
 - Page present, but PTE not in TLB
 - Page not preset
- Must recognize TLB miss before destination register overwritten
 - Raise exception
- Handler copies PTE from memory to TLB
 - Then restarts instruction
 - If page not present, page fault will occur

Page Fault Handler

- Use faulting virtual address to find PTE
- Locate page on disk
- Choose page to replace
 - If dirty, write to disk first
 - Read page into memory and update page table
- Make process runnable again
 - Restart from faulting instruction



TLB and Cache Interaction



- If cache tag uses physical address
 - Need to translate before cache lookup
- Alternative: use virtual address tag
 - Complications due to aliasing
 - Different virtual addresses for shared physical address

Memory Protection

- Different tasks can share parts of their virtual address spaces
 - But need to protect against errant access
 - Requires OS assistance
- Hardware support for OS protection
 - Privileged supervisor mode (aka kernel mode)
 - Privileged instructions
 - Page tables and other state information only accessible in supervisor mode
 - System call exception (e.g., syscall in MIPS)

The Memory Hierarchy

The BIG Picture

- Common principles apply at all levels of the memory hierarchy
 - Based on notions of caching
- At each level in the hierarchy
 - Block placement
 - Finding a block
 - Replacement on a miss
 - Write policy

Block Placement

Determined by associativity

- Direct mapped (1-way associative)
 - One choice for placement
- n-way set associative
 - n choices within a set
- Fully associative
 - Any location
- Higher associativity reduces miss rate
 - Increases complexity, cost, and access time

Finding a Block

Associativity	Location method	Tag comparisons
Direct mapped	Index	1
n-way set associative	Set index, then search entries within the set	n
Fully associative	Search all entries	#entries
	Full lookup table	0

Hardware caches

Reduce comparisons to reduce cost

Virtual memory

- Full table lookup makes full associativity feasible
- Benefit in reduced miss rate

Replacement

Choice of entry to replace on a miss

- Least recently used (LRU)
 - Complex and costly hardware for high associativity
- Random
 - Close to LRU, easier to implement
- Virtual memory
 - LRU approximation with hardware support


Write Policy

- Write-through
 - Update both upper and lower levels
 - Simplifies replacement, but may require write buffer
- Write-back
 - Update upper level only
 - Update lower level when block is replaced
 - Need to keep more state
- Virtual memory
 - Only write-back is feasible, given disk write latency

Sources of Misses

- Compulsory misses (aka cold start misses)
 - First access to a block
- Capacity misses
 - Due to finite cache size
 - A replaced block is later accessed again
 - Conflict misses (aka collision misses)
 - In a non-fully associative cache
 - Due to competition for entries in a set
 - Would not occur in a fully associative cache of the same total size

Cache Design Trade-offs

Design change	Effect on miss rate	Negative performance effect
Increase cache size	Decrease capacity misses	May increase access time
Increase associativity	Decrease conflict misses	May increase access time
Increase block size	Decrease compulsory misses	Increases miss penalty. For very large block size, may increase miss rate due to pollution.



Cache Coherence Problem (read)

- Suppose two CPU cores share a physical address space
 - Write-through caches

Time step	Event	CPU A's cache	CPU B's cache	Memory
0				0
1	CPU A reads X	0		0
2	CPU B reads X	0	0	0
3	CPU A writes 1 to X	1	0	1

Coherence Defined (read)

- Informally: Reads return most recently written value
- Formally:
 - P writes X; P reads X (no intervening writes)
 ⇒ read returns written value
 - P₁ writes X; P₂ reads X (sufficiently later)
 - \Rightarrow read returns written value
 - c.f. CPU B reading X after step 3 in example
 - P₁ writes X, P₂ writes X
 - \Rightarrow all processors see writes in the same order
 - End up with the same final value for X

Cache Coherence Protocols (read)

- Operations performed by caches in multiprocessors to ensure coherence
 - Migration of data to local caches
 - Reduces bandwidth for shared memory
 - Replication of read-shared data
 - Reduces contention for access
- Snooping protocols
 - Each cache monitors bus reads/writes
- Directory-based protocols
 - Caches and memory record sharing status of blocks in a directory

Invalidating Snooping Protocols

- Cache gets exclusive access to a block when it is to be written
 - Broadcasts an invalidate message on the bus
 - Subsequent read in another cache misses

Owning cache supplies updated value

CPU activity	Bus activity	CPU A's cache	CPU B's cache	Memory
				0
CPU A reads X	Cache miss for X	0		0
CPU B reads X	Cache miss for X	0	0	0
CPU A writes 1 to X	Invalidate for X	1		0
CPU B read X	Cache miss for X	1	1	1

Memory Consistency

- When are writes seen by other processors
 - "Seen" means a read returns the written value
 - Can't be instantaneously
- Assumptions
 - A write completes only when all processors have seen it
 - A processor does not reorder writes with other accesses
- Consequence
 - P writes X then writes Y
 - \Rightarrow all processors that see new Y also see new X
 - Processors can reorder reads, but not writes



After this slide is reading



Virtual Machines (read)

- Host computer emulates guest operating system and machine resources
 - Improved isolation of multiple guests
 - Avoids security and reliability problems
 - Aids sharing of resources
- Virtualization has some performance impact
 - Feasible with modern high-performance comptuers
 - Examples
 - IBM VM/370 (1970s technology!)
 - VMWare
 - Microsoft Virtual PC

Virtual Machine Monitor

- Maps virtual resources to physical resources
 - Memory, I/O devices, CPUs
- Guest code runs on native machine in user mode
 - Traps to VMM on privileged instructions and access to protected resources
- Guest OS may be different from host OS
- VMM handles real I/O devices
 - Emulates generic virtual I/O devices for guest

Example: Timer Virtualization

- In native machine, on timer interrupt
 - OS suspends current process, handles interrupt, selects and resumes next process
- With Virtual Machine Monitor
 - VMM suspends current VM, handles interrupt, selects and resumes next VM
- If a VM requires timer interrupts
 - VMM emulates a virtual timer
 - Emulates interrupt for VM when physical timer interrupt occurs

Instruction Set Support

- User and System modes
- Privileged instructions only available in system mode
 - Trap to system if executed in user mode
- All physical resources only accessible using privileged instructions
 - Including page tables, interrupt controls, I/O registers
- Renaissance of virtualization support
 - Current ISAs (e.g., x86) adapting

Cache Control (read)

Example cache characteristics

- Direct-mapped, write-back, write allocate
- Block size: 4 words (16 bytes)
- Cache size: 16 KB (1024 blocks)
- 32-bit byte addresses
- Valid bit and dirty bit per block
- Blocking cache
 - CPU waits until access is complete



Interface Signals (read)



Chapter 5 — Large and Fast: Exploiting Memory Hierarchy — 91

Finite State Machines (read)

- Use an FSM to sequence control steps
- Set of states, transition on each clock edge
 - State values are binary encoded
 - Current state stored in a register
 - Next state
 - = f_n (current state, current inputs)
- Control output signals = f_o (current state)



Cache Controller FSM (read)



Chapter 5 — Large and Fast: Exploiting Memory Hierarchy — 93

Multilevel On-Chip Caches

Intel Nehalem 4-core processor



Per core: 32KB L1 I-cache, 32KB L1 D-cache, 512KB L2 cache



2-Level TLB Organization

	Intel Nehalem	AMD Opteron X4
Virtual addr	48 bits	48 bits
Physical addr	44 bits	48 bits
Page size	4KB, 2/4MB	4KB, 2/4MB
L1 TLB (per core)	L1 I-TLB: 128 entries for small pages, 7 per thread (2×) for large pages L1 D-TLB: 64 entries for small pages, 32 for large pages Both 4-way, LRU replacement	L1 I-TLB: 48 entries L1 D-TLB: 48 entries Both fully associative, LRU replacement
L2 TLB (per core)	Single L2 TLB: 512 entries 4-way, LRU replacement	L2 I-TLB: 512 entries L2 D-TLB: 512 entries Both 4-way, round-robin LRU
TLB misses	Handled in hardware	Handled in hardware

3-Level Cache Organization

	Intel Nehalem	AMD Opteron X4
L1 caches (per core)	L1 I-cache: 32KB, 64-byte blocks, 4-way, approx LRU replacement, hit time n/a L1 D-cache: 32KB, 64-byte blocks, 8-way, approx LRU replacement, write- back/allocate, hit time n/a	L1 I-cache: 32KB, 64-byte blocks, 2-way, LRU replacement, hit time 3 cycles L1 D-cache: 32KB, 64-byte blocks, 2-way, LRU replacement, write- back/allocate, hit time 9 cycles
L2 unified cache (per core)	256KB, 64-byte blocks, 8-way, approx LRU replacement, write- back/allocate, hit time n/a	512KB, 64-byte blocks, 16-way, approx LRU replacement, write- back/allocate, hit time n/a
L3 unified cache (shared)	8MB, 64-byte blocks, 16-way, replacement n/a, write- back/allocate, hit time n/a	2MB, 64-byte blocks, 32-way, replace block shared by fewest cores, write-back/allocate, hit time 32 cycles

n/a: data not available



Mis Penalty Reduction

- Return requested word first
 - Then back-fill rest of block
- Non-blocking miss processing
 - Hit under miss: allow hits to proceed
 - Mis under miss: allow multiple outstanding misses
- Hardware prefetch: instructions and data
- Opteron X4: bank interleaved L1 D-cache

Two concurrent accesses per cycle

Pitfalls

Byte vs. word addressing

- Example: 32-byte direct-mapped cache, 4-byte blocks
 - Byte 36 maps to block 1
 - Word 36 maps to block 4
- Ignoring memory system effects when writing or generating code
 - Example: iterating over rows vs. columns of arrays
 - Large strides result in poor locality

Pitfalls

- In multiprocessor with shared L2 or L3 cache
 - Less associativity than cores results in conflict misses
 - More cores \Rightarrow need to increase associativity
- Using AMAT to evaluate performance of out-of-order processors
 - Ignores effect of non-blocked accesses
 - Instead, evaluate performance by simulation

Pitfalls

- Extending address range using segments
 - E.g., Intel 80286
 - But a segment is not always big enough
 - Makes address arithmetic complicated
- Implementing a VMM on an ISA not designed for virtualization
 - E.g., non-privileged instructions accessing hardware resources
 - Either extend ISA, or require guest OS not to use problematic instructions

Concluding Remarks

- Fast memories are small, large memories are slow
 - We really want fast, large memories ⊗
 - Caching gives this illusion ③
- Principle of locality
 - Programs use a small part of their memory space frequently
- Memory hierarchy
 - L1 cache \leftrightarrow L2 cache $\leftrightarrow \dots \leftrightarrow$ DRAM memory \leftrightarrow disk
- Memory system design is critical for multiprocessors