#### CPE 408330 Assembly Language and Microprocessors

[Computer Engineering Department, Hashemite University,]

By Dr. Awni Itradat

#### Chapter 1: Introduction to Microprocessors & Microcomputers

### Microprocessor vs. Microcomputer

- A microprocessor is a central processing unit (CPU) on a single chip and is entirely useless on its own.
- A microcomputer is a *stand-alone system*\* based on
  - Microprocessor
  - Memory components
  - Interface components
  - Timing and control circuits
  - Power supply
  - An enclosure (e.g. a cabinet or package)

\*Stand-alone system : A system that is able to operate independently

### Microprocessor

• A silicon chip that contains a CPU. In the world of personal computers, the terms microprocessor and CPU are used interchangeably. At the heart of all personal computers and most workstations sits a microprocessor. Microprocessors also control the logic of almost all digital devices, from clock radios to fuel-injection systems for automobiles.

# Microcomputer Categories

- The microcomputer falls into 2 categories
- 1. The General-Purpose Digital Computer
- 2. The Embedded Computer
  - Dedicated to specific applications
  - Transparent ("invisible") to the user.
    (eg. Automatic Bank Teller machine)

### 1.1 The IBM and IBM-Compatible Personal Computers (PCs).

- Most important advances in computer technology: 16-bit and 32-bit microprocessors.
- Pioneered by Intel since 1970's and dominated by INTEL since 1980's:
  - 4-bit 4004 in 1971
  - 8-bit 8008 in 1972
  - 8-bit 8080 and 8085 in 1974
  - 16-bit 80286 and 8086, brains of famous IBM PC
  - 32-bit 80286 (1982), 80386 (1985), 80486 (1989), Pentium (1993), Pentium II (1997), Celeron and Pentium III (1999) and Pentium 4 (2000)
  - 64-bit Itanium (2001)
  - Latest 64-bit Pentium 4 and Xeon (2005)

### 1.2 General Architecture of a Microcomputer System



#### 1.2 General Architecture of a Microcomputer System

The 8088 and 8086 microprocessor:

- 8088 8-bit external bus, 16-bit internal architecture.
- 8086 16-bit external bus, 16-bit internal architecture.
- MPU performs arithmetic operation and logical decision



### 1.2 General Architecture of a Microcomputer System

Input Unit:

- Keyboard, joystick, mouse, scanner.
- Output Unit:
  - CRT display, LCD display, printer.
- Memory Unit:
  - Primary storage memory: ROM, RAM.
  - Secondary storage memory: floppy-diskette, hard disk drive, CD-ROM, CD-RW, magnetic tape

#### 1.3 Evolution of the Intel Microprocessor Architecture

- 1971 Intel introduces its first microprocessor, the 4004, which contained 2250 transistors. The 4004 was designed to process data arranged as 4-bit words.
- Beginning in 1974, a second generation of microprocessors was introduced. These devices, the 8008, 8080, and 8085, were 8-bit microprocessors.

#### 1.3 Evolution of the Intel Microprocessor Architecture



#### 1.3 Evolution of the Intel Microprocessor Architecture

Moore's law is good for the last 26 years!

1971: 4004 1972: 8008 1974: 8080 1978: 8086 1982: 80286 1985: 80386 1989: 80486 DX 1993: Pentium 1997: Pentium II

1999: Pentium III

2000: Pentium IV

2006: Pentium D

2,250 transistors 2,500 transistors 5,000 transistors 29,000 transistors 120,000 transistors 275,000 transistors 1,180,000 transistors 3,100,000 transistors 7,500,000 transistors 24,000,000 transistors 42,000,000 transistors 376,000,000 transistors

Decimal number system

- The number of symbols used is called the base or radix of the number system.
- Most Significant Digit (MSD) and Least Significant Digit (LSD).



Binary number system

• 
$$1100_2 = 1(2^{+3}) + 1(2^{+2}) + 0(2^{+1}) + 0(2^{0})$$
  
=  $1(8) + 1(4) + 0(2) + 0(1)$   
=  $12_{10}$ 

 $12_{10} = 00000000001100_2$ 



(a) Binary number system symbols. (b) Bit notation and weights.

Conversion between decimal and binary numbers

Decimal number	Binary number
0	0
1	1
2	10
3	11
4	100
5	101
6	110
7	111
8	1000
9	1001
10	1010
11	1011
12	1100
13	1101
14	1110
15	1111

**Example**:

Evaluate the decimal equivalent of binary number 101.012.

Solution:

• 
$$101.01_2 = 1(2^{+2}) + 0(2^{+1}) + 1(2^{+0}) + 0(2^{-1}) + 1(2^{-2})$$
  
=  $1(4) + 0(2) + 1(1) + 0(1/2) + 1(1/4)$   
=  $5.25_{10}$ 

**Example**:

Convert the decimal number 3110 to binary form. Also, express the answer as a byte-wide binary number.

Solution:



 $31_{10} = 11111_{2}$ 

**Example**:

Convert the decimal fraction 0.812510 to binary form. Also, express the answer as a byte-wide binary number.

Solution:

<u>2*0.8125</u>	$\rightarrow$	1	MSB
<u>2*0.625</u>	$\rightarrow$	1	
2*0.25	$\rightarrow$	0	
2*0.5	$\rightarrow$	1	
2*0			

 $0.812510 = .1101_{2}$ 

#### Hexadecimal number system

• Machine language programs, addresses, and data are normally expressed as hexadecimal number.



(a) Hexadecimal number system symbols. (b) Digit notation and weights.

**Example**:

What the decimal number 102A<sub>16</sub> represent? Solution:

•  $102A_{16} = 1(16^{+3}) + 0(16^{+2}) + 2(16^{+1}) + A(16^{0})$ = 1(4096) + 0(256) + 2(16) + A(1)=  $4138_{10}$ 

**Example**:

Convert the decimal number 413810 to hexadecimal form.

Solution:

$$\begin{array}{cccc} \underline{16} & \underline{4138} \\ \underline{16} & \underline{258} \rightarrow & \underline{A} \\ \underline{16} & \underline{16} & \underline{\rightarrow} & \underline{2} \\ \underline{16} & \underline{16} & \underline{\rightarrow} & 0 \\ \hline & 0 & \underline{\rightarrow} & 1 \end{array} \quad \text{MSB}$$

 $4138_{10} = 102A_{16}$ 

- Conversion between hexadecimal and binary numbers.
  - An H is frequently used instead of a subscript 16 to denote that a value is a hexadecimal number.

	Binary number	Hexadecimal number
ſ	0000	0
	0001	1 1
	0010	2
· [	0011	3
	0100	4
1	0101	5
1	0110	6
	0111	7
	1000	8
	1001	9
	1010	A
	1011	В
1	1100	C
	1101	D
	1110	E
	1111	F

	MSB			LSB	
	2 <sup>15</sup> 2 <sup>14</sup> 2 <sup>13</sup> 2 <sup>12</sup>	2 <sup>11</sup> 2 <sup>10</sup> 2 <sup>9</sup> 2 <sup>8</sup>	2 <sup>7</sup> 2 <sup>6</sup> 2 <sup>5</sup> 2 <sup>4</sup>	2 <sup>3</sup> 2 <sup>2</sup> 2 <sup>1</sup> 2 <sup>0</sup>	Bits
ſ	16 <sup>3</sup>	16 <sup>2</sup>	16 <sup>1</sup>	16 <sup>0</sup>	Digits
	MSD			LSD	_

- (a) Equivalent binary and hexadecimal numbers.
- (b) Binary bits and hexadecimal digits.

Conversion between decimal, binary, and hexadecimal numbers:

Decimal number	Binary number	Hexadecimal number
0	00000000	00
1	0000001	01
2	00000010	02
3	00000011	03
4	00000100	04
5	00000101	05
6	00000110	06
7	00000111	07
8	00001000	08
9	00001001	09
10	00001010	0A
11	00001011	0B
12	00001100	oC
13	00001101	0D
14	00001110	0E
15	00001111	OF

**Example**:

Express the binary number 11111001000010102.

Solution:

•  $111110010001010_2 = 1111 1001 0000 1010$ 

$$= F 9 0 A$$
  
= F90A<sub>16</sub>  
= F90AH

Example:

What is the binary equivalent of the number C31516?

Solution:

•  $C315_{16} = 1100 \ 0011 \ 0001 \ 0101$ =  $1100001100010101_2$ 

#### CPE 408330 Assembly Language and Microprocessors

#### Chapter 2: Software Architecture of the 8088 and 8086 Microcomputers

[Computer Engineering Department, Hashemite University]

### Lecture Outline

- 2.1 Microarchitecture of the 8088/8086 Microprocessor
- 2.2 Software Model of the 8088/8086 Microprocessor
- 2.3 Memory Address Space and Data Organization
- > 2.4 Data Types
- 2.5 Segment Registers and Memory Segmentation
- 2.6 Dedicated, Reserved, and General-Used Memory
- 2.7 Instruction Pointer
- > 2.8 Data Registers

### Lecture Outline

- 2.9 Pointer and Index Register
- 2.10 Status Register
- 2.11 Generating a Memory Address
- > 2.12 The Stack
- 2.13 Input/output Address Space

- 8088/8086 both employ *parallel processing*
- 8088/8086 contain two processing unit the bus interface unit (BIU) and execution unit (EU)
- The bus interface unit is the path that 8088/8086 connects to external devices.
- The system bus includes an 8-bit bidirectional data bus for 8088 (16 bits for the 8086), a 20-bit address bus, and the signal needed to control transfers over the bus.



ı.

Pipeline architecture of the 8086/8088 microprocessors

- BIU is responsible for: <u>Instruction fetching</u>, <u>memory reading/writing</u> and <u>inputting/</u> <u>outputting data for peripherals</u>.
- Components in BIU
  - Segment register
  - The instruction pointer
  - Address generation adder
  - Bus control logic
  - Instruction queue

#### Components in EU

- Arithmetic logic unit, ALU
- Status and control flags
- General-purpose registers
- Temporary-operand registers



EU and BIU of the 8086/8088 microprocessors

# 2.2 Software Model of the 8088/8086 Microprocessor

- Software model describes: available registers, memory address space and I/O address space.
- 8088 microprocessor includes 13 16-bit internal registers.
  - The instruction pointer,
  - Four data registers,
  - Two pointer register,
  - Two index register,
  - Four segment registers,

IP AX, BX, CX, DX

- BP, SP
- SI, DI
- gisters, CS, DS, SS, ES
- The status register, SR, with nine of its bits implemented for status and control flags.
- The memory address space is 1 Mbytes and the I/O address space is 64 Kbytes in length.

### 2.2 Software Model of the 8088/8086 Microprocessor



Software model of the 8088/8086 microprocessors

# 2.3 Memory Address Space and Data Organization

- The 8088 microcomputer supports 1 Mbytes of external memory.
- The memory of an 8088-based microcomputer is organized as 8bit bytes, not as 16-bit words.

Memory address space of the 8088/8086 Microcomputer



# 2.3 Memory Address Space and Data Organization

- The 8088 can access any two consecutive bytes as word of data.
- Lower address byte and higher address byte.
- The two bytes represent the word

<u>Address</u>	<u>Memory</u>
00725	0101 0101
00724	$0000\ 0010\ =\ 5502_{16}$
- Even- or odd-addressed word If the least significant bit of the address is 0, the word is said to be held at an evenaddressed boundary.
- Aligned word (even-address) or misaligned word (oddaddress).
- Words 0, 2, 4 & 6: aligned
- Words 1& 5: misaligned



#### ► EXAMPLE

What is the data word shown below? Express the result in hexadecimal form. Is it stored at an even- or odd addressed word boundary? Is it an aligned or misaligned word of data?

<u>Address</u>	<u>Memory</u>			
0072C	1111 1101			
0072B	1010 1010			

- Solution:
  - $11111101_2 = FD_{16} = FD_H$
  - $10101010_2 = AA_{16} = AA_{H}$
- Together the two bytes give the word

 $1111110110101010_2 = FDAA_{16} = FDAA_H$ 

Expressing the address of the least significant byte in binary form gives  $0072B_H = 0072B_{16} = 0000000011100101011_2$ 

- ▶ LSB = 1 → the word is stored at odd-address boundary in memory.
- Therefore, it is misaligned word of data.

- A *double word* corresponds to four consecutive bytes of data stored in memory.
- Aligned double word is located at addresses of multiples of 4.
- Word 0 & 4: aligned only



 A pointer is a double word. The higher address word represents the segment base address while the lower address word represents the offset.

Address	Memory (binary)	Memory (hexadecimal)	Address	Memory (hexadecimal)		
<b>000</b> 07 <sub>16</sub>	0011 1011	3 B	0000B <sub>16</sub>	A0		
00006 <sub>16</sub>	0100 1100	4 C	0000A <sub>16</sub>	00		
00005 <sub>16</sub>	0000 0000	0 0	00009 <sub>16</sub>	55		
00004 <sub>16</sub>	0110 0101	65	00008 <sub>16</sub>	FF		
		6				

Example: Segment base address =  $3B4C_{16} = 0011101101001100_2$ 

• Offset value =  $0065_{16} = 000000001100101_2$ 

#### ► EXAMPLE

How should the pointer with content in segment base address equal to A00016 and content in offset address equals 55FF16 be stored at an even-address boundary starting at 0000816? Is the double word aligned or misaligned?

#### Solution:

Storage of the two-word pointer requires four consecutive byte locations in memory, starting at address 00008<sub>16</sub>. The least significant byte of the offset is stored at address 00008<sub>16</sub> and is shown as FF<sub>16</sub> in the previous figure. The most significant byte of the offset, 55<sub>16</sub>, is stored at address 00009<sub>16</sub>. These two bytes are followed by the least significant byte of the segment base address, 00<sub>16</sub>, at address 0000A<sub>16</sub>, and its most significant byte, A0<sub>16</sub>, at address 0000B<sub>16</sub>. Since the double word is stored in memory starting at address 00008<sub>16</sub>, it is aligned.

#### **Previous Example Solution**



- Integer data type
  - Unsigned or signed integer
  - Byte-wide or word-wide integer



- The most significant bit of a signed integer is a *sign bit.* A zero in this bit position identifies a positive number.
- The range of a signed byte integer is +127 ~ -128. The range of a signed word integer is +32767 ~ -32768.
- The 8088 always expresses negative numbers in 2'scomplement.



CPE 0408330

#### EXAMPLE

A signed word integer equals FEFF16. What decimal number does it represent?

Solution:

 $\mathsf{FEFF}_{16} = 1111111011111111_2$ 

- The most significant bit is 1, the number is negative and is in 2's complement form.
- Converting to its binary equivalent by subtracting 1 from the least significant bit and then complement all bits give  $FEFF_{16} = -000000010000001_2$

- The 8088 can also process data that is coded as *binary-coded decimal (BCD) numbers.*
- BCD data can be stored in unpacked (upper 4 bits =0) or packed forms.

Decimal	BCD
0	0000
1	0001
2	0010
3	0011
4	0100
5	0101
6	0110
7	0111
8	1000
9	1001

(a)





(a) BCD numbers (b) Unpacked BCD digit (c) Packed BCD digit

CPE 0408330

#### EXAMPLE

The packed BCD data stored at byte address 0100016 equals 100100012. What is the two digit decimal number?

Solution:

Writing the value  $10010001_2$  as separate BCD digits gives  $10010001_2 = 1001_{BCD}0001_{BCD} = 91_{10}$ 

- > The ASCII (American Standard Code for Information Interchange) digit
- > The 8088 can process ASCII characters too.

Dec	Hex	Char	Dec	Hex	Char	Dec	Hex	Char	Dec	Hex	Char
0	00	Nul	32	20	Space	64	40	8	96	60	
1	01	Start of heading	- 33	21	1	6.5	41	A	97	61	a.
2	02	Start of text	34	22		66	42	в	98	62	ъ
3	03	End of text	3.5	23	#	67	43	C	- 99	63	e
4	04	End of transmit	36	24	¢	68	44	D	100	64	d.
5	0.5	Enquiry	37	2.5	<b>%</b>	69	45	E	101	65	e
6	0.6	Acknowledge	3.8	2.6	6	70	46	F	102	66	1 t
7	07	Audible bell	39	27		71	47	G	103	67	d.
8	80	Backspace	- 40	28	(	72	48	н	104	68	h
9	09	Horizontal tab	41	29	1	73	49	I	105	69	1
10	0A	Line feed	42	ZA	τ	74	48.	J	106	6A	3
11	OB	Vertical tab	43	2B	+	75	4B	ĸ	107	6B	le –
12	00	Form feed	44	2C		76	40	L I	108	6C	1
13	OD	Carriage return	45	210	-	77	4D	N.	109	6D	205
14	OΕ	Shift out	46	2 E		78	48	м	110	6E	n.
1.5	OF	Shift in	47	2 F	1	79	47	0	111	GF	0
16	10	Data link escape	48	30	o	80	.50	p	112	70	p
17	1.1	Device control 1	49	31	1.	81	51	Q	113	71	q
10	12	Device control 2	- 50	32	2	02	52	R	114	72	r -
19	13	Device control 3	51	33	з	83	.53	s	115	73	-2
20	14	Device control 4	52	34	4	84	54	Т	116	74	t.
21	15	Neg. acknowledge	53	3.5	5	8.5	55	υ	117	75	u.
22	1.6	Synchronous idle	54	3.6	6	86	56	v	118	76	V.
23	17	End trans. block	- 55	37	7	87	57	W.	119	77	Ψ
24	18	Cancel	56	38	8	88	-58	x	120	78	×
25	19	End of medium	57	39	9	89	.59	Y	121	79	7
2.6	1A	Substitution	-58	3 A	:	90	SA	z	122	$7\lambda$	z
27	18	Escape	59	3 B	3	91	SB	C	123	78	{
28	10	File separator	60	3C	<	92	SC	۸	124	70	1
29	1.D	Group separator	61	3.D	-	93	SD	3	125	70	>
30	12	Record separator	62	312	>	94	SE	A	126	78	-
31	17	Unit separator	63	SF	2	95	SF		127	75	

#### EXAMPLE

Byte addresses 01100<sub>16</sub> through 01104<sub>16</sub> contain the ASCII data 01000001, 01010011, 01000011, 01001001, and 01001001, respectively. What do the data stand for?

Solution:

Using the ASCII table, the data are converted to ASCII code:

- $(01100H) = 0100001_2 = A$
- $(01101H) = 01010011_2 = S$
- $(01102H) = 01000011_2 = C$
- $(01103H) = 01001001_2 = I$
- $(01104H) = 01001001_2 = I$

#### 2.5 Segment Registers and Memory Segmentation

- A segment represents an independently addressable unit of memory consisting of 64K consecutive byte wide storage locations.
- Each segment is assigned a *base address* that identifies its starting point.
- Only four segments can be active at a time:
  - The code segment
  - The stack segment
  - The data segment
  - The extra segment
- The addresses of the active segments are stored in the four internal segment registers: CS, SS, DS, ES.

#### 2.5 Segment Registers and Memory Segmentation

- Four segments give a maximum of 256Kbytes of active memory.
  - Code segment 64K
  - Stack 64K
  - Data storage 128K
- The base address of a segment must reside on a 16-byte address boundary.
- User accessible segments can be set up to be contiguous, adjacent, disjointed, or even overlapping.

#### 2.5 Segment Registers and Memory Segmentation



Contiguous, adjacent, disjointed, and overlapping segments

#### 2.6 Dedicated, Reserved, and General–Used Memory

- The dedicated memory (00000<sub>16</sub> ~ 00013<sub>16</sub>) are used for storage of the pointers to 8088's internal interrupt service routines and exceptions.
- The reserved memory (00014<sub>16</sub> ~ 0007F<sub>16</sub>) are used for storage of the pointers to userdefined interrupts.
- The 128-byte dedicated and reserved memory can contain 32 interrupt pointers (double word 4-bytes) (128/4).
- The general-use memory (00080<sub>16</sub> ~ FFFEF<sub>16</sub>) stores data or instructions of the program.
- The dedicated memory (FFFE0<sub>16</sub> ~ FFFEB<sub>16</sub>) are used for hardware reset jump instruction.
- The reserved memory (FFFCF<sub>16</sub> ~ FFFFF<sub>16</sub>) are preserved for future use.



#### 2.7 Instruction Pointer

- The *instruction pointer (IP)* identifies the location of the next word of instruction code to be fetched from the current code segment of memory.
- The offset in IP is combined with the current value in CS to generate the address of the instruction code. CS:IP forms 20-bit physical address of next word of instruction code.
- During normal operation, the 8088 fetches instructions from the code segment of memory, stores them in its instruction queue (why?), and executes them one after the other.

#### 2.7 Instruction Pointer

- Instruction fetch sequence:
  - 8088/8086 fetches a word of instruction code from code segment in memory
    - Increments value in IP by 2
    - Word placed in the instruction queue to wait for execution
    - 8088 prefetches up to 4 bytes of code
- Instruction execution sequence:
  - Instruction is read from output of instruction queue and executed
    - · Operands read from data memory, internal registers
    - Operation specified by the instruction performed on operands
    - Result written back to either data memory or internal register

- The Data registers are used for temporary storage of frequently used intermediate results.
- The contents of the data registers can be read, loaded, or modified through software.
- The four data registers are:
  - Accumulator register, A
  - Base register, B
  - Counter register, C
  - Data register, D
- Each register can be accessed either as a whole (16 bits) for word data or as 8-bit data for bytewide operation.



- Uses:
  - Hold data such as source or destination operands for most operations—ADD, AND, SHL (faster access)
  - Hold address pointer for accessing memory
- Some also have dedicated special uses
  - C—count for loop, repeat string, shift, and rotate operations
  - B—Table look-up translations, base address
  - D—indirect I/O and string I/O

Register	Operations
AX	Word multiply, word divide, word I/O
AL	Byte multiply, byte divide, byte I/O, translate, decimal arithmetic
AH	Byte multiply, byte divide
BX	Translate
CX	String operations, loops
CL	Variable shift and rotate
DX	Word multiply, word divide, indirect I/O

Dedicated register functions

## 2.9 Pointer and Index Registers

- The pointer registers and index registers are used to store offset addresses.
- Values held in the index registers are used to reference data relative to the data segment or extra segment.
- The pointer registers are used to store offset addresses of memory location relative to the stack segment register.
- Combining SP with the value in SS (SS:SP) results in a 20-bit address that points to the *top of the stack* (TOS).
- BP is used to access data within the stack segment of memory. It is commonly used to reference subroutine parameters.

## 2.9 Pointer and Index Registers

- The index register are used to hold offset addresses for instructions that access data in the data segment.
- The source index register (SI) is used for a source operand, and the destination index (DI) is used for a destination operand.
  - DS:SI—points to source operand in data segment
  - DS:DI—points to destination operand in data segment
- Also used to access information in the extra segment (ES)
- The four registers must always be used for 16-bit operations.



- The status register, also called the flags register, indicate conditions that are produced as the result of executing an instruction.
- Only nine bits of the register are implemented. Six of these bits represent status flags and the other three bits represent control flags
- The 8088 provides instructions within its instruction set that are able to use these flags to alter the sequence in which the program is executed.

 Status and control bits maintained in the flags register



Generally Set and Tested Individually
9 1-bit flags in 8086; 7 are unused

- Status flags indicate current processor status.
- CF Carry Flag
- OF Overflow Flag
- ZF Zero Flag
- SF Sign Flag
- PF Parity Flag
- AF Auxiliary Carry

Arithmetic Carry/Borrow Arithmetic Overflow Zero Result; Equal Compare Negative Result; Non–Equal Compare Even Number of "1" bits Odd parity

Used with BCD Arithmetic

- Control flags influence the 8086 during execution phase
- DF Direction Flag
- IF Interrupt Flag

TF Trap Flag

Auto-Increment/Decrement used for "string operations" Enables Interrupts allows "fetch-execute" to be interrupted. Used to enable/disable external maskable interrupt requests Allows Single-Step for debugging; causes interrupt after each op

- A logical address in the 8088 microcomputer system is described by a segment base and an offset.
- The *physical addresses that are used to access* memory are 20 bits in length.
- The generation of the physical address involves combining a 16-bit offset value that is located in the instruction pointer, a base pointer, an index register, or a pointer register and a 16-bit segment base value that is located in one of the segment register.
- Segment base address (CS, DS, ES, SS) are 16 bit quantities.
- Offsets (IP, SI, DI, BX, DX, SP, BP, etc.) are 16 bit quantities.

□ Physical Address: actual address used for accessing memory: 20bits in length Formed by:

Shifting the value of the 16bit segment base address left
4 bit positions

□ Filling the vacated four LSBs

with Os

□ Adding the 16-bit offset



Generating a physical address



• Four active segments CS, DS, ES, and SS  $\Box$  Each 64-k bytes in size  $\rightarrow$  maximum of 256K-bytes of active memory  $\Box$  64K-bytes for code  $\Box$  64K-bytes for stack □ 128K–bytes for data (data and extra) □ Starting address of a data segment DS:0H  $\rightarrow$  lowest addressed byte **Ending** address of a data segment DS:FFFFH  $\rightarrow$  highest addressed byte  $\Box$  Address of an element of data in a data segment

DS:BX  $\rightarrow$  address of byte, word, or double word element of data in the data segment

 $\Box$  Example: Segment base address = 1234H Offset = 0022H

 $\begin{array}{l} 1234H = 0001 \ 0010 \ 0011 \ 0100_2 \\ 0022H = 0000 \ 0000 \ 0010 \ 0010_2 \end{array}$ 

Shifting base address, 0001001000110100**0000**2 = **12340H** 

Adding segment address and offset 00010010001101000002 + 00000000001000102 = = 000100100011011000102 = 12362H



#### EXAMPLE

What would be the offset required to map to physical address location 002C3<sub>16</sub> if the contents of the corresponding segment register are 002A<sub>16</sub>?

#### Solution:

The offset value can be obtained by shifting the contents of the segment of the segment register left by four bit positions and then subtracting from the physical address. Shifting left give

#### 002A016

Now subtracting, we get the value of the offset:  $002C3_{16} - 002A0_{16} = 0023_{16}$ 

 Different logical addresses can be mapped to the same physical address location in memory.



#### 2.2 Software Model of the 8088/8086 Microprocessor



Software model of the 8088/8086 microprocessors
# 2.12 The Stack

- The stack is implemented for temporary storage of information such as data or addresses.
- The stack is 64KBytes long and is organized from a software point of view as 32K words.
- The contents of the SP and BP registers are used as offsets into the stack segment memory while the segment base value is in the SS register.
- Push instructions (PUSH) and pop instructions (POP)
- Top of the stack (TOS) and bottom of the stack (BOS)
- The 8088 can push word-wide data and address information onto the stack from registers or memory.
- Many stacks can exist but only one is active at a time.

# 2.12 The Stack

Organization of stack:

 $\Box$  SS:0000H  $\rightarrow$  end of stack (lowest addressed word)

 $\Box$  SS:FFFEH  $\rightarrow$  bottom of stack (highest addressed word)

□ SS:SP → top of stack (last stack location to which data was pushed
 □ Stack grows down from higher to lower address

Used by call, push, pop, and return operations

 $\Box$  Examples

PUSH SI  $\rightarrow$  causes the current content of the SI register to be pushed onto the "top of the stack"

POP SI  $\rightarrow$  causes the value at the "top of the stack" to be popped back into the SI register



2.12 The Stack



2.12 The Stack

#### • EXAMPLE: Pop operation □ Status of the stack prior to execution of the instruction POP AX<sup>•</sup> AX = XXXXHSS = 0105HSP = 0006H $ATOS = SS:SP \rightarrow 01056H$ 1234H = Last value pushed to stack Addresses < 01056H = invalid stack data Addresses >= 01056H = valid stack data □ In response to the execution of POP AX instruction 1. Memory read to AX $01056H = 34H \rightarrow AL$ $01057H = 12H \rightarrow AH$ 2. SP $\rightarrow$ 0008H incremented by 2 ATOP $\rightarrow$ 01058H □ In response to the execution of POP BX instruction 1. Memory read to BX $01058H = AAH \rightarrow BL$ $01059H = BBH \rightarrow BH$ 2. SP $\rightarrow$ 000AH incremented by 2: ATOP $\rightarrow$ 0105AH





(a)

(b)

## 2.13 Input/Output Address Space The 8088 has separate memory and input/output (I/O) address space.

- The I/O address space is the place where I/O interfaces, such as printer and terminal ports, are implemented.
- The I/O address range is from 000016 to FFFF16. This represents 64KByte addresses.
- The I/O addresses are 16 bits long. Each of these addresses corresponds to one byte-wide I/O port.
- Certain I/O instructions can only perform operations to addresses 000016 thru 00FF16 (*page* 0).
- Ports F8H through FF reserved



# 2.13 Input/Output Address Space



I/O address space

# H.W. #2

# Solve the following problems from Chapter 2 from the course textbook:

3, 9, 14, 19, 26, 32, 34, 37, 45, 49, 55, 60, 65

### If SS = C000, SP = FF00

1)How many data words currently in the stack

2)How the value EE11 will be pushed in the stack

### CPE 408330 Assembly Language and Microprocessors

### Chapter 3: Assembly Language Programming

[Computer Engineering Department, Hashemite University]

# Lecture Outline

- 3.1 Software: The Microcomputer Program
- 3.2 Assembly Language Programming Development on the PC
- 3.3 The Instruction Set
- ▶ 3.4 The MOV Instruction
- 3.5 Addressing Modes

- A program is a sequence of commands that tell the microprocessor what to do.
- Each command is called "instruction".
- An instruction can be divided into two parts:
  - Operation code (opcode) one– to five–letter *mnemonic*
- Operands: Identify whether the elements of data to be processed are in registers or memory.

Opcode Destination Operand Source Operand ADD AX, BX

- Source operand- location of one operand to be processed
- Destination operand—location of the other operand to be processed and the location of the result
- Format of an assembly statement:

LABEL: INSTRUCTION ; COMMENT

- Label—address identifier for the statement
- Instruction—the operation to be performed
- Comment—documents the purpose of the statement
- Example:

#### START: MOV AX, BX ; COPY BX into AX

• Other examples:

#### INC SI ;Update pointer ADD AX, BX

- Few instructions have a label—usually marks a point to jump
- Not all instructions need a comment
- What is the "MOV part of the instruction called?
- What is the BX part of the instruction called?
- What is the AX part of the instruction called?

- Assembly language program
  - Assembly language program (.asm) file—known as "source code"
  - Converted to machine code by a process called "assembling"
  - Assembling performed by a software program an "8088/8086 assembler"
  - "Machine (object ) code" that can be run on a PC is output in the executable (.exe) file
  - "Source listing" output in (.lst) file—printed and used during execution and debugging of program
- DEBUG—part of "disk operating system (DOS)" of the PC
  - Permits programs to be assembled and disassembled
  - Line-by-line assembler
  - Also permits program to be run and tested
- MASM—Microsoft 80x86 macroassembler
  - Allows a complete program to be assembled in one step

#### Assembly source program

TITLE BLOCK-MOVE PROGRAM PAGE ,132

COMMENT \*This program moves a block of specified number of bytes from one place to another place\*

;Define constants used in this program

N = 16 ;Bytes to be moved BLK1ADDR= 100H ;Source block offset address BLK2ADDR= 120H ;Destination block offset addr DATASEGADDR= 2000H ;Data segment start address

STACK_SEG	SEGMENT	STACK 'STACK'
DB	64 DUP(?)	
STACK_SEG	ENDS	

CODE\_SEG SEGMENT 'CODE' BLOCK PROC FAR ASSUME CS:CODE\_SEG,SS:STACK\_SEG

### Assembly source program (continued)

;To return to DEBUG program put return address on the stack PUSH DS

MOV AX, 0 PUSH AX ;Set up the data segment address MOV AX, DATASEGADDR MOV DS, AX ;Set up the source and destination offset addresses MOV SI, BLK1ADDR MOV DI. BLK2ADDR ;Set up the count of bytes to be moved MOV CX, N ;Copy source block to destination block NXTPT: MOV AH, [SI] ;Move a byte MOV [DI], AH INC SI ;Update pointers INC DI DEC CX ;Update byte counter NXTPT ;Repeat for next byte INZ RET ;Return to DEBUG program BLOCK ENDP CODE\_SEG ENDS END BLOCK :End of program

- Assembly language must be converted by an assembler to an equivalent machine language program for execution by the 8088.
- A directive is a statement that is used to control the translation process of the assembler.
  - e.g. DB 64 DUP(?)
  - Defines and leaves un-initialized a block of 64 bytes in memory for use as a stack
- The machine language output produced by the assembler is called *object code*.

# 3.1 Software : The Microcomputer Program Listing of an assembled program

Microsoft (R) Macro Assembler Version 5.10 BLOCK-MOVE PROGRAM

123

5/17/92 18:10:04 Page 1-1

TITLE BLOCK-MOVE PROGRAM

4 5 PAGE ,132 7 COMMENT \*This program moves a block of specified number of bytes 8 from one place to another place\* 9 10 11 ; Define constants used in this program 12 13 = 0010 $\mathbf{N} =$ 16 ;Bytes to be moved 14 = 0100 BLK1ADDR= 100H ;Source block offset address 15 = 0120 BLK2ADDR= 120H ;Destination block offset addr 16 = 1020 DATASEGADDR=1020H ;Data segment start address 17 18 0000 19 STACK\_SEG SEGMENT STACK STACK 20 0040[ 64 DUP(?) 0000 DB PT Nodra 21 ?? 22 1 23 24 0040 STACK\_SEG ENDS 25 26 27 0000 CODE\_SEG SEGMENT 'CODE' 28 0000 BLOCK PROC FAR 29 ASSUME CS:CODE SEG.SS:STACK SEG 30 31 ;To return to DEBUG program put return address on the stack 32 33 0000 PUSH DS 1Eв8 0000 34 0001 MOV AX, 0 35 0004 50 PUSH  $\mathbf{A}\mathbf{X}$ 36 37 ;Setup the data segment address 38 39 0005 B8 1020 MOV AX, DATASEGADDR 40 0008 8E D8 MOV DS, AX 41 42 ;Setup the source and destination offset adresses The second second 43 6.3 000A 44 BE 0100 MOV SI, BLK1ADDR 12 22 A 12 A 12 48 1 0000 BF 0120 MOV 45 DI, BLK2ADDR 46 47 ;Setup the count of bytes to be moved 48 49 0010 B9 0010 MOV CX, N 50 51 ;Copy source block to destination block 52 0013 8A 24 NXTPT: MOV 53 AH, [SI] Move a byte 25 0015 54 88 MOV [DI], AH 55 0017 46 INC SI ;Update pointers 56 0018 47 INC DI DEC 57 0019 49 CX Update byte counter 58 001A 75 17 JNZ NXTPT Repeat for next byte 001C 59 CB RET ;Return to DEBUG program 60 001p BLOCK ENDP 61 001D CODE SEG ENDS 62 END BLOCK ; End of program

- Listing of the assembled program
  - e.g. 0013 8A 24 NXTPT: MOV AH, [SI] ; Move a byte
- Where:
  - 0013 = offset address (IP) of first byte of code in the CS
  - 8A24 = machine code of the instruction
  - NXTPT: = Label
  - MOV = instruction mnemonic
  - AH = destination operand
  - [SI] = source operand in memory

# 3.1 Software : The Microcomputer Program Listing of an assembled program

Segments and Groups: The second		nite i della se	all provide and	Partoff
Name	Length Ali	gn	Combine Class	ine col <sub>dar</sub> . Li constante Li constante
CODE_SEG	001D PARA NONE 0040 PARA STAC	CODE ' K STACK '		н 16 14 14
Symbols:	10° - 2176			
n an an an Anna an Anna Anna an Anna an				
N aum e de la service	Type Value	Attr		à.
BLK1ADDR	NUMBER 0100 NUMBER 0120 F PROC 0000	CODE_SEG	Length	#. 001D
DATASEGADDR	NUMBER 1020		an a	· · · · · · · · · · · · · · · · · · ·
N	NUMBER 0010 L NEAR 0013	CODE_SEG	and <sup>the</sup> state	2 F 3 - 5 -
@CPU       .	TEXT 0101h TEXT block TEXT 510	.*	00an Tang Seriya Tan	
59 Source Lines 59 Total Lines 15 Symbols	n ha shekara da s		- 12(3),	
	Nefficient of the Sec Autom		( - ) -	1. 1. sec.
4/222 + 34/542 Bytes symbol space	iree daa		1918 - A	201 201
0 Warning Errors	na kulo di stativi			11.5. 64
O Severe Errors to deal to the astron	org dense i s	an a		
(b)	1917 - Mar	ι.	44.000	
v=7		· _ 2	an a	

- Other information provided in the listing
  - Size of code segment and stack
    - What is the size of the code segment?
    - At what offset address does it begin? End?
- Names, types, and values of constants and variables
  - At what line of the program is the symbol "N" define?
  - What value is it assigned?
  - What is the offset address of the instruction that uses N?
- $\cdot$  # lines and symbols used in the program
  - Why is the value of N given as 0010?
- # errors that occurred during assembly

- Assembly language versus high-level language
- It is easier to write program with high-level language.
- Program written in assembly language usually takes up less memory space and executes much faster.
- Device service routines are usually written in assembly language.
- Assembly language is used to write those parts of the application that must perform real-time operations, and high-level language is used to write those parts that are not time critical.

# Memory Models (new slide)

Model	Data	Code	Definition
Tiny* near		ar	CS=DS=SS
Small	near**	near	DS=SS
Medium	near**	far	DS=SS, multiple code segments
Compact	far	near	single code segment, multiple data segments
Large	far	far	multiple code and data segments
Huge	huge	huge	multiple code and data segments; single array may be >64 KB

\* In the Tiny model, all four segment registers point to the same segment.

\*\* In all models with near data pointers, SS equals DS.

- Describing the problem
- Planning the solution
- Coding the solution with assembly language
- Creating the source program
- Assembling the source program into an object module
- Producing a run module
- Verifying the solution
- Programs and files involved in the program development cycle



Program development cycle



### Describing the problem

- Most applications are described with a written document called an *application specification*.
- Planning the solution
  - A flowchart is an outline that both documents the operations that must be performed by software to implement the planned solution and shows the sequence in which they are performed.





CPE 0408330

- Coding the solution with assembly language
  - Two types of statements are used in the source program:
    - The *assembly language instructions* are used to tell the microprocessor what operations are to be performed to implement the application.
    - A *directive* is the instruction to the assembler program used to convert the assembly language program into machine code.

Coding the solution with assembly language

• The *assembly language instructions* 

[Example]

- MOV AX, DATASEGMENT
- MOV DS, AX
- MOV SI, BLK1ADDR
- MOV DI, BLK2ADDR
- MOV CX, N
- The *directive*

[Example]

BLOCK	PROC FAR
BLOCK	PROC FAR

or

BLOCK ENDP

## Creating the source program

- The EDIT editor
- The Notepad editor in Windows
- The Microsoft PWB (Programmer's Work Bench)
- Assembling the source program into an object module
  - The Microsoft MASM assembler
  - The Microsoft PWB (Programmer's Work Bench)
    - Used for writing and compiling code
  - The assembler source file and the object module

- Producing a run module
  - The object module must be processed by the LINK program to produce an executable *run module.*
- Verifying the solution
- Programs and files involved in the program development cycle
  - PROG1.ASM (Editor)
  - PROG1.OBJ (Assembler)
  - PROG1.LST (Assembler)
  - PROG1.EXE (Linker)
  - PROG1.MAP (Linker)

Handwritten source program EDIT Editor program PROG1.ASM MASM assembler program The development programs PROG1.LST and users files PROG1.OBJ Libraries -Other .OBJ files LINK linker program PROG1.MAP PROG1.EXE DEBUG debug program Final debugged run module

## 3.3 The Instruction Set

- The instruction set of a microprocessor defines the basic operations that a programmer can specify to the device to perform
- Instruction set groups
  - Data transfer instructions (moving data between registers and/or memory locations).
  - Arithmetic instructions (ADD,SUB,DIV,MUL,INC,DEC)
  - Logic instructions (AND,OR,XOR,ROL,NOT)
  - String manipulation instructions (REP, MOVS, LODS, STDS)
  - Control transfer instructions (JMP,RET,LOOP)
  - Processor control instructions (CLC,CMC,STC,HLT,)

## 3.3 The Instruction Set

- In assembly language each instruction is represented by a "mnemonic" that describes its operation and is called its "operation code (opcode)"
  - $MOV = move \rightarrow data transfer$
  - ADD = add  $\rightarrow$  arithmetic
  - JMP = unconditional jump  $\rightarrow$  control transfer
- Operands: Identify whether the elements of data to be processed are in registers or memory
  - Source operand- location of one operand to be processed
  - Destination operand—location of the other operand to be processed and the location of the result

# 3.3 The Instruction Set Data transfer instructions

Mnemonic and Description	Instruction Code			
DATA TRANSFER				
MOV – Move:	76543210	76543210	76543210	76543210
Register/Memory to/from Register	100010dw	mod reg r/m		
Immediate to Register/Memory	1100011w	mod 0 0 0 r/m	data	data if w - 1
Immediate to Register	1011w reg	data	data if w = 1	
Memory to Accumulator	1010000w	addr-low	addr-high	
Accumulator to Memory	1010001w	addr-low	ad dr-high	
Register/Memory to Segment Register	10001110	mod 0 reg r/m		
Segment Register to Register/Memory	10001100	mod 0 reg r/m		
PUSH – Push:				
Register/Memory	11111111	mod 1 1 0 r/m		
Register	01010 reg	]		
Segment Register	0 0 0 reg 1 1 0			
POP - Pop:				
Register/Memory	10001111	mod 0 0 0 r/m		
Register	01011 reg			
Segment Register	0 0 0 reg 1 1 1	]		
XCHG - Exchange:				
Register/Memory with Register	1000011w	mod reg r/m		
Register with Accumulator	10010 reg	]		

# 3.3 The Instruction Set Data transfer instructions

#### Mnemonic and Instruction Code Description DATA TRANSFER IN - Input from: Fixed Port 1110010w port 1110110w Variable Port OUT - Output to: Fixed Port 1110011w port Variable Port 1110111w XLAT - Translate Byte to AL 11010111 LEA - Load EA to Register 10001101 mod reg r/m LDS - Load Pointer to DS 11000101 mod reg r/m LES - Load Pointer to ES mod reg r/m 11000100 LAHF - Load AH with Flags 10011111 SAHF - Store AH into Flags 10011110 PUSHF - Push Flags 10011100 POPF - Pop Flags 10011101

# 3.3 The Instruction Set

#### Arithmetic instructions

Mnemonic and Description	Instruction Code			
ARITHMETIC	76543210	76543210	76543210	76543210
ADD - Add:				
Reg./Memory with Register to Either	w b000000	mod reg r/m	]	
Immediate to Register/Memory	10000sw	mod 0 0 0 r/m	data	data if s: w = 01
Immediate to Accumulator	0000010w	data	data if w - 1	
ADC - Add with Carry:				
Reg./Memory with Register to Either	000100dw	mod reg r/m	]	
Immediate to Register/Memory	100000sw	mod 0 1 0 r/m	data	data if s: w = 01
Immediate to Accumulator	0001010w	data	data if w - 1	
INC - Increment:				
Register/Memory	1111111w	mod 0 0 0 r/m		
Register	01000 reg			
AAA - ASCII Adjust for Add	00110111			
BAA - Decimal Adjust for Add	00100111			
SUB - Subtract:				
Reg./Memory and Register to Either	001010dw	mod reg r/m	]	
Immediate from Register/Memory	100000sw	mod 1 0 1 r/m	data	data if s w - 01
Immediate from Accumulator	0010110w	data	data if w - 1	
SSB - Subtract with Borrow				
Reg./Memory and Register to Either	000110dw	mod reg r/m		
Immediate from Register/Memory	100000sw	mod 0 1 1 r/m	data	data if s w - 01
Immediate from Accumulator	000111w	data	data if w = 1	

# 3.3 The Instruction Set

### Arithmetic instructions

Mnemonic and Description	Instruction Code			
ARITHMETIC	76543210	76543210	76543210	76543210
DEC - Decrement:				
Register/memory	1111111w	mod 0 0 1 r/m		
Register	01001 reg			
NEG - Change sign	1111011w	mod011 r/m		
CMP – Compare:				
Register/Memory and Register	001110dw	mod reg r/m		
Immediate with Register/Memory	100000sw	mod111r/m	data	data if s w = 01
Immediate with Accumulator	0011110w	data	data if w - 1	]
AAS - ASCII Adjust for Subtract	00111111			
DAS - Decimal Adjust for Subtract	00101111			
MUL - Multiply (Unsigned)	1111011w	mod 1 0 0 r/m		
IMUL - Integer Multiply (Signed)	1111011w	mod 1 0 1 r/m		
AAM - ASCII Adjust for Multiply	11010100	00001010		
DIV - Divide (Unsigned)	1111011w	mod 1 1 0 r/m		
IDIV - Integer Divide (Signed)	1111011w	mod111r/m		
AAD - ASCII Adjust for Divide	11010101	00001010		
CBW - Convert Byte to Word	10011000			
CWD - Convert Word to Double Word	10011001			
#### Logic instructions

Mnemonic and Description	Instruction Code			
LOGIC	76543210	76543210	76543210	76543210
NOT - Invert	1111011w	mod 0 1 0 r/m		
SHL/SAL - Shift Logical/Arithmetic Left	110100vw	mod 1 0 0 r/m		
SHR - Shift Logical Right	110100vw	mod 1 0 1 r/m		
SAR - Shift Arithmetic Right	110100vw	mod 1 1 1 r/m		
ROL - Rotate Left	110100vw	mod 0 0 0 r/m		
ROR - Rotate Right	110100vw	mod 0 0 1 r/m		
RCL - Rotate Through Carry Flag Left	110100vw	mod 0 1 0 r/m		
RCR - Rotate Through Carry Right	110100vw	mod 0 1 1 r/m		
AND - And:				
Reg./Memory and Register to Either	001000dw	mod reg r/m	]	
mmediate to Register/Memory	1000000w	mod 1 0 0 r/m	data	data if w - 1
mmediate to Accumulator	0010010w	data	data if w = 1	
TEST — And Function to Flags, No Result:				
Register/Memory and Register	1000010w	mod reg r/m	]	
mmediate Data and Register/Memory	1111011w	mod 0 0 0 r/m	data	data if w - 1
mmediate Data and Accumulator	1010100w	data	data if w - 1	
DR – Or:				
Reg./Memory and Register to Either	000010dw	mod reg r/m	]	
mmediate to Register/Memory	1000000w	mod 0 0 1 r/m	data	data if w - 1
mmediate to Accumulator	0000110w	data	data if w = 1	
XOR – Exclusive or:				
Reg./Memory and Register to Either	001100dw	mod reg r/m		
mmediate to Register/Memory	1000000w	mod 1 1 0 r/m	data	data if w - 1
mmediate to Accumulator	0011010w	data	data if w = 1	

CPE 0408330

#### String manipulation instructions

Mnemonic and Description	Instruction Code		
STRING MANIPULATION			
REP - Repeat	1111001z		
MOVS - Move Byte/Word	1010010w		
CMPS - Compare Byte/Word	1010011w		
SCAS - Scan Byte/Word	1010111w		
LODS - Load Byte/Wd to AL/AX	1010110w		
STOS - Stor Byte/Wd from AL/A	1010101w		

#### Control transfer instructions

Mnemonic and Description		Instruction Code			
CONTROL TRANSFER					
CALL – Call:					
Direct within Segment	11101000	disp-low	disp-high		
Indirect within Segment	11111111	mod 0 1 0 r/m			
Direct Intersegment	10011010	offset-low	offset-high		
		seg-low	seg-high		
Indirect Intersegment	11111111	mod 0 1 1 r/m			
JMP — Unconditional Jump:	76543210	76543210	76543210		
Direct within Segment	11101001	disp-low	disp-high		
Direct within Segment-Short	11101011	disp	]		
Indirect within Segment	11111111	mod 1 0 0 r/m	]		
Direct Intersegment	11101010	offset-low	offset-high		
		seg-low	seg-high		
Indirect Intersegment	1111111	mod 1 0 1 r/m	]		

#### Control transfer instructions

Mnemonic and Description	Instruction Code		
RET - Return from CALL:			
Within Segment	11000011		
Within Seg Adding Immed to SP	11000010	data-low	data-high
Intersegment	11001011		
Intersegment Adding Immediate to SP	11001010	data-low	data-high
JE/JZ - Jump on Equal/Zero	01110100	disp	]
JL/JNGE - Jump on Less/Not Greater or Equal	01111100	disp	]
JLE/JNG - Jump on Less or Equal/ Not Greater	01111110	disp	]
JB/JNAE - Jump on Below/Not Above or Equal	01110010	disp	]
IBE/JNA - Jump on Below or Equal/ Not Above	01110110	disp	]
JP/JPE - Jump on Parity/Parity Even	01111010	disp	]
JO - Jump on Overflow	01110000	disp	]
JS - Jump on Sign	01111000	disp	]
JNE/JNZ - Jump on Not Equal/Not Zero	01110101	disp	]
JNL/JGE - Jump on Not Less/Greater or Equal	01111101	disp	]
JNLE/JG - Jump on Not Less or Equal / Greater	01111111	disp	]

#### Control transfer instructions

Mnemonic and Description	Instruction Code		
JNB/JAE - Jump on Not Below/Above or Equal	01110011	disp	
JNBE/JA - Jump on Not Below or Equal /Above	01110111	disp	
JNP/JPO - Jump on Not Par/Par Odd	01111011	disp	
JNO - Jump on Not Overflow	01110001	disp	
JNS - Jump on Not Sign	01111001	disp	
LOOP - Loop CX Times	11100010	disp	
LOOPZ/LOOPE - Loop While Zero/Equal	11100001	disp	
LOOPNZ/LOOPNE - Loop While Not Zero/Equal	11100000	disp	
JCXZ - Jump on CX Zero	11100011	disp	
INT - Interrupt			
Type Specified	11001101	type	
Туре 3	11001100		
INTO - Interrupt on Overflow	11001110		
IRET - Interrupt Return	11001111		

#### Process control instructions

Mnemonic and Description	Instruction Code		
	76543210	76543210	
PROCESSOR CONTROL			
CLC - Clear Carry	11111000		
CMC - Complement Carry	11110101		
STC - Set Carry	11111001		
CLD - Clear Direction	1111100		
STD - Set Direction	1111101		
CLI - Clear Interrupt	11111010		
STI - Set Interrupt	11111011		
HLT – Halt	11110100		
WAIT - Wait	10011011		
ESC - Escape (to External Device)	11011xxx	mod x x x r/m	
LOCK - Bus Lock Prefix	11110000		

#### 3.4 The MOV Instruction

- The move (MOV) instruction is used to transfer a byte or a word of data from a source operand to a destination operand.
- e.g. MOV DX, CS MOV [SUM], AX
- Note that the MOV instruction cannot transfer data directly between external memory.

Mnemonic	Meaning	Format	Operation	Flags affected
MOV	Move	MOV D,S	(S) → (D)	None

(a)

Destination	Source	
Memory	Accumulator	
Accumulator	Memory	
Register	Register	
Register	Memory	
Memory	Register	
Register	Immediate	
Memory	Immediate	
Seg-reg	Reg16	
Seg-reg	Mem16	
Reg16	Seg-reg	
Memory	Seg-reg	

(Ь)

Allowed operands for MOV instruction

CPE 0408330

#### 3.4 The MOV Instruction

MOV DX, CS



#### 3.4 The MOV Instruction

MOV DX, CS



After execution

- Addressing mode is a method of specifying an operand & categorized into three types:
  - Register operand addressing mode
  - Immediate operand addressing mode
  - Memory operand addressing mode
    - Direct addressing mode
    - Register indirect addressing mode
    - Based addressing mode
    - Indexed addressing mode
    - Based-indexed addressing mode

Register operand addressing mode:

The operand to be accessed is specified as residing in an internal register of 8088.

e.g. MOV AX, BX

- Only the data registers can be accessed as bytes or words
  - Ex. AL,AH  $\rightarrow$  bytes
  - $AX \rightarrow word$
- Index and pointer registers as words
  - Ex. SI  $\rightarrow$  word pointer
- Segment registers only as we
  - Ex. DS  $\rightarrow$  word pointer

Pagiatar	Operand sizes			
Register	Byte (Reg 8)	Word (Reg 16)		
Accumulator	AL, AH	AX		
Base	BL, BH	BX		
Count	CL, CH	сх		
Data	DL, DH	DX		
Stack pointer	_	SP		
Base pointer	_	BP		
Source index	<b>—</b>	SI		
<b>Destination index</b>	—	DI		
Code segment	· _	cs		
Data segment	-	DS		
Stack segment	_	SS		
Extra segment	-	ES		

Register operand addressing mode



Register operand addressing mode



- Immediate operand addressing mode
  - Operand is coded as part of the instruction
  - Applies only to the source operand
  - Destination operand uses register addressing mode

#### Types

- Imm8 = 8-bit immediate operand
- Imm16 = 16-bit immediate operand
- General instruction structure and operation

MOV Rx,ImmX ImmX  $\rightarrow$  (Rx)

Immediate operand addressing mode



Before execution

- Immediate operand addressing mode
- Example (continued)
  State after execution
  (AH) = XX → don't care state
  What about MOV AL,1515H ?



After execution CPE 0408330

#### Memory addressing modes

To reference an operand in memory, the 8088 must calculate the physical address (PA) of the operand and then initiate a read or write operation to this storage location.

Physical Address (PA) = Segment Base Address (SBA) + Effective Address (EA)

PA = SBA : EA

PA = Segment base : Base + Index + Displacement

$$PA = \begin{cases} CS\\SS\\DS\\ES \end{cases} : \begin{cases} BX\\BP\\BP \end{cases} + \begin{cases} SI\\DI \end{cases} + \begin{cases} 8-bit \ displacement\\ 16-bit \ displacement \end{cases}$$

EA = Base + Index + Displacement

#### Where:

SBA = Segment base address

EA = Effective address (offset)

- Components of a effective address
  - · Base  $\rightarrow$  base registers BX or BP
  - · Index  $\rightarrow$  index register SI or DI
  - · Displacement  $\rightarrow$  8 or 16-bit displacement
  - Not all elements are used in all computations—results in a variety of addressing modes

Physical and effective address computation for memory operands

# Memory addressing modes

Effective address (EA)

		<b>↓</b>		
Memory addressing mode	Example	Base	Index	Disp.
Direct	MOV CX,[1234]			~
Indirect	MOV AX,[SI]	$\checkmark$		
Based	MOV [BX]+ 1234H,AL	✓		$\checkmark$
Indexed	MOV AL,[SI]+1234H		$\checkmark$	$\checkmark$
Based-Index	MOV AH, [BX][SI]+1234H	$\checkmark$	$\checkmark$	$\checkmark$

PA = SBA + EA

EA = Base + Index + Displacement

Memory addressing modes – Direct addressing mode

$$\mathsf{PA} = \left\{ \begin{array}{c} \mathsf{CS} \\ \mathsf{DS} \\ \mathsf{SS} \\ \mathsf{ES} \end{array} \right\} : \left\{ \mathsf{Direct address} \right\}$$

The default segment register is DS Computation of a direct memory address

e.g. MOV AX, [1234H]

- Similar to immediate addressing in that information coded directly into the instruction
- Immediate information is the effective address called the direct address
- Physical address computation
- $PA = SBA:EA \rightarrow 20$ -bit address
- $PA = SBA:[DA] \rightarrow immediate 8-bit or 16 bit displacement$
- [DA]: Displacement Address
  - $\boldsymbol{\cdot}$  Segment base address is DS by default

PA = DS:[DA]

• Segment override prefix (SEG) is required to enable use of another segment register

 $\mathsf{PA} = \mathsf{SEG}:\mathsf{ES}:[\mathsf{DA}]$ 

Memory addressing modes – Direct addressing mode
 Example

MOV CX,[1234H]

- State before fetch and execution
- Instruction

 $CS\,=\,0100H$ 

IP = 0000H

CS:IP = 0100:0000H = 01000H

(01000H,01001H) = Opcode = 8B0E

(01003H,01002) = DA = 1234H

• Source operand—direct addressing DS = 0200H

DA = 1234H

```
PA = DS:DA = 0200H:1234H
= 02000H+1234H = 03234H
```

- (03235H, 03234H) = BEEDH
- Destination operand--register addressing

 $(CX) = XXXX \rightarrow don't care state$ 



Before execution (\*)

- Memory addressing modes Direct addressing mode
- Example (continued)
- State after execution
   Instruction
   CS:IP = 0100:0004 = 01004H
   01004H → points to next
   Sequential instruction
- Source operand (03235H,03234H) = BEEDH  $\rightarrow$ unchanged
- Destination operand (CX) = BEEDH



(b)

#### After execution

CPE 0408330

Memory addressing modes – Register indirect addressing mode

PA = Segment Base : Direct Address

$$\mathsf{PA} = \begin{cases} \mathsf{CS} \\ \mathsf{DS} \\ \mathsf{SS} \\ \mathsf{ES} \end{cases} : \begin{cases} \mathsf{BX} \\ \mathsf{BP} \\ \mathsf{SI} \\ \mathsf{DI} \end{cases}$$

The default segment register is DS Computation of an indirect memory address

e.g. MOV AX, [SI]

 Similar to direct addressing in that the affective address is combined with the contents of DS to obtain the physical address

 Effective address resides in either a base or index register

Physical address computation

$$PA = SBA:EA \rightarrow 20-bit address$$

 $PA = SBA:[Rx] \rightarrow 16-bit offset$ 

- Segment base address is DS by
- default for BX, SI, and DI
- Segment base address is SS by default for BP

PA = DS:[Rx]

 Segment override prefix (SEG) is required to enable use of another segment register
 PA = SEG:ES:[Rx]

Memory addressing modes – Register indirect addressing mode

 $\mathsf{PA} = \mathsf{02000}_{16} + \mathsf{1234}_{16} = \mathsf{03234}_{16}$ 



Before execution<sup>147</sup>

Memory addressing modes – Register indirect addressing mode

 $PA = 02000_{16} + 1234_{16} = 03234_{16}$ 

- Example (continued)
  State after execution Instruction
  CS:IP = 0100:0002 = 01002H
  01002H → points to next sequential instruction
  Source operand
  (03235H,03234H) = BEEDH → unchanged
- Destination operand
- (AX) = BEEDH



CPE 0408330

Memory addressing modes – Based addressing mode



e.g. MOV [BX]+1234H, AL

• Effective address formed from contents of a base register and a displacement

- Base register is either BX or BP (stack)
  - Direct/indirect displacement is 8-bit or 16bit
- Physical address computation
- $PA = SBA:EA \rightarrow 20-bit address$
- PA = SBA:[BX or BP] + DA
- Accessing a data structure
  - Based addressing makes it easy to access elements of data in an array
  - Address in base register points to start of the array
  - Displacement selects the element within the array
  - Value of the displacement is simply changed
  - to access another element in the array
  - Program changes value in base register to select another array

Memory addressing modes – Based addressing mode

 $\mathsf{PA} = \mathsf{02000}_{16} + \mathsf{1000}_{16} + \mathsf{1234}_{16} = \mathsf{04234}_{16}$ 

• Example

#### MOV [BX] +1234H,AL • State before fetch and execution Instruction CS = 0100H, IP = 0000H CS:IP = 0100:0000H = 01000H (01000H,01001H) = Opcode = 8887H (01002H,01003H) = Direct displacement = 1234H • Destination operand—based addressing

Destination operand—based addressing
 DS = 0200H, BX = 1000H, DA = 1234H
 PA = DS:DS+DA = 0200H:1000H+1234H

= 02000H + 1000H + 1234H

= 04234H

(04234H) = XXH

 Source operand—register operand addressing

(AL) = ED



CPE 0408330

Memory addressing modes – Based addressing mode
 PA = 0200016 + 100016 + 123416 = 0423416

Instruction Address Memory content • Example (continued) 88 MOV [BX] +1234H,AL 01000 State after execution Instruction 01001 87 34 01002 8088 CS:IP = 0100:0004 = 01004HMPU 01003 12 IP Next instruction 01004 XX 0004 01004H  $\rightarrow$  points to next sequential CS instruction 0100 0200 DS Destination operand SS (04234H) = EDHES 02000 XX XX 02001 Source operand BE ED AX  $(AL) = EDH \rightarrow unchanged$ 1000 8X сх DX SP Note: if BP is used instead of BX, the BP calculation of PA is performed using SS ED 04234 SI 04235 XX ÐI instead of DS.

(b)

After execution

CPE 0408330

Memory addressing modes – Indexed addressing mode

PA = Segment Base : Index + Displacement



PA = Segment base: Index + Displacement



Computation of an indexed address

• Similar to based addressing, it makes accessing elements of data in an array easy

• Displacement points to the beginning of array in memory

- Index register selects element within the array
- Program simply changes the value of the displacement to access another array
- Program changes (re-computes) value in index register to select another element in the array
- Effective address formed from direct displacement and contents of an index register
- Direct displacement is 8-bit or 16-bit
- Index register is either SI  $\rightarrow$  source operand or
- $DI \rightarrow destination operand$
- Physical address computation
- $PA = SBA:EA \rightarrow 20$ -bit address

PA = SBA: DA + [SI or DI]

Memory addressing modes – Indexed addressing mode

 $\mathsf{PA} = \mathsf{0200016} + \mathsf{200016} + \mathsf{123416} = \mathsf{0523416}$ 

#### • Example

```
MOV AL.[SI] +1234H

    State before fetch and execution Instruction

                                                               8088
                                                               MPU
CS = 0100H
                                                                     IP
                                                               0000
IP = 0000H
CS:IP = 0100:000H = 01000H
                                                                     CS
                                                              0100
(01000H,01001H) = Opcode = 8A84H
                                                                     DS
                                                               0200
(01002H,01003H) = Direct displacement = 1234H
                                                                     SS

    Source operand—indexed addressing

                                                                     ÊŜ
DS = 0200H
SI = 2000H
                                                                 XX
                                                                     AX
                                                             XX
DA = 1234H
                                                                     BX
PA = DS:SI + DA = 0200H:2000H + 1234H
                                                                     СХ
                                                                     DX
= 02000H + 2000H + 1234H
= 05234H
                                                                     SP
(05234H) = BEH
                                                                     BP

    Destination operand—register operand addressing

                                                                     SI
                                                               2000
(AL) = XX \rightarrow don't care state
                                                                     DI
```



Address

01000

01001

Memory

content

8A

84

Instruction

MOV AL, [SI] + 1234H

• Memory addressing modes – Indexed addressing mode PA = 0200016 + 200016 + 123416 = 0523416



CPE 0408330

After execution

Memory addressing modes – Based-indexed addressing mode



PA = Segment base: Base + Index + Displacement



Computation of an indexed address

- Combines the functions of based and indexed addressing modes
- Enables easy access to two-dimensional arrays of data
- Displacement points to the beginning of array in memory
- Base register selects the row (*m*) of elements
- Index register selects element in a column (n)
- Program simply changes the value of the displacement to access another array

• Program changes (re-computes) value in base register to select another row of elements

• Program changes (re-computes) the value of the index register to select the element in another column

- Effective address formed from direct displacement and contents of a base register and an index register
- Direct displacement is 8-bit or 16bit
- Base register either BX or BP (stack)
- $\cdot$  Index register is either SI  $\rightarrow$  source operand or DI  $\rightarrow$  destination operand
- Physical address computation
- $PA = SBA:EA \rightarrow 20$ -bit address
- PA = SBA:DA + [BX or BP] + [SI or DI]

• Memory addressing modes – Based-indexed addressing mode PA = 0200016 + 100016 + 200016 + 123416 = 0623416

• Example

#### MOV AH.[BX][SI] +1234H State before fetch and execution Instruction CS = 0100H, IP = 0000HCS:IP = 0100:0000H = 01000H(01000H,01001H) = Opcode = 8AA0H(01002H,01003H) = Direct displacement = 1234H Source operand-based-indexed addressing DA = 1234H, DS = 0200H, BX = 1000H,SI = 2000HPA = DS:DA + BX + SI= 0200H:1234H + 1000H + 2000H= 02000H + 1234H + 1000H + 2000H= 06234H(06234H) = BEH Destination operand—register operand addressing $(AH) = XX \rightarrow don't care state$



- Memory addressing modes Based-indexed addressing mode PA = 0200016 + 100016 + 200016 + 123416 = 0623416
- content • Example (continued) 01000 MOV AH, [BX] [\$I] +1234H 8A 01001 A0 8088 State after execution Instruction 01002 34 MPU 01003 12 IP XX 01004 Next instruction 0004 CS:IP = 0100:0004 = 01004HCS 01004H  $\rightarrow$  points to next sequential 0100 02000 XX instruction 0200 DS 02001 XX SS Source operand ES  $(06234H) = BEH \rightarrow unchanged$ 8E XX AX Destination operand 1000 ΒX (AH) = BEHCX DX SP BP 2000

SI DI ΒE 06234 (b) After execution CPE 0408330

Address

Memory

Instruction

62

# H.W. #3

# Solve the following problems from Chapter 3 from the course textbook: 5, 10, 23, 25, 26, 29, 31

#### CPE 408330 Assembly Language and Microprocessors

#### Chapter 4: Machine Language Coding and the DEBUG Software Development Program of the PC

[Computer Engineering Department, Hashemite University]

# Lecture Outline

- 4.1 Converting Assembly Language Instructions to Machine Code
- 4.2 Encoding a Complete Program in Machine Code
- 4.3 The PC and Its DEBUG Program
- 4.4 Examining and Modifying the Contents of Memory
- 4.5 Input and Output of Data
# Lecture Outline

- 4.6 Hexadecimal Addition and Subtraction
- 4.7 Loading, Verifying and Saving Machine Language Program
- 4.8 Assembling Instructions with the Assemble Command
- 4.9 Executing Instructions and Programs with the TRACE and GO command
- 4.10 Debugging a Program

- Part of the 80x86 instruction set architecture (ISA)
  - What is the machine instruction length (fixed, variable, hybrid)?
  - What are the sizes of the fields-varying sizes?
  - What are the functions of the fields?
- 80x86's register-memory architectures is hybrid length
  - Multiple instruction sizes, but all have byte wide lengths-
    - 1 to 6 bytes in length for 8088/8086
    - Up to 17 bytes for 80386, 80486, and Pentium
  - Advantages of hybrid length
    - Allows for many addressing modes
    - Allows full size (32-bit) immediate data and addresses
  - Disadvantage of variable length
    - Requires more complicated decoding hardware—speed of decoding is critical in modern application
- Load-store architectures normally fixed length—PowerPC (32-bit), SPARC (32-bit), MIP (32-bit), Itanium (128-bits, 3 instructions)

General instruction format for machine code:



- Byte 1 specification:
  - Opcode field (6-bits)
    - Specifies the operation to be performed
  - Register direction bit (D-bit)
    - 1 the register operand is a destination operand
    - 0 the register operand is a source operand
  - Data size bit (W-bit)
    - 1 16-bit data size
    - 0 8-bit data size



- Byte 2 specification
  - Mode (MOD) field (2-bits)—specifies the type of the second operand

CODE	EXPLANATION	
00	Memory Mode, no displacement follows*	
01	Memory Mode, 8-bit displacement follows	
10	Memory Mode, 16-bit displacement follows	
11	Register Mode (no displacement)	
*Except	when R/M = 110, then 16-bit	BYTE1     BYTE2     BYTE3     BYTE4     BYTE5     BYTE6       OPCODE     DWMOD     REQ     R/M     LOW DISP/DATA     HIGH DISP/DATA     LOW DATA     HIGH DATA
MOD field and	R/M field encoding	REGISTER OPERAND/REGISTERS TO USE IN EA CALCULATION REGISTER OPERAND/EXTENSION OF OPCODE REGISTER MODE/MEMORY MODE WITH DISPLACEMENT LENGTH WORD/BYTE OPERATION DIRECTION IS TO REGISTER/DIRECTION IS FROM REGISTER OPERATION (INSTRUCTION) CODE

- Byte 2 specification
  - Mode (MOD) field (2-bits):
    - Memory mode: 00, 01,10—Register to memory move operation
      - 00 = no immediate displacement (register used for addressing)
      - 01 = 8-bit displacement (imm8) follows (8bit offset address)
      - 10 = 16-bit displacement (imm16) follows (16-bit offset address)
  - Register mode: 11—register to register move operation
    - 11 = register specified as the second operand

#### Register (REG) field encoding

- Byte 2 specification
  - Register (REG) field (3-bit)
    - Identifies the register for the first operand
    - W (1-bit)—data size word/byte for all registers
      - Byte = 0
      - Word =1
  - Register/Memory (R/M) field (3-bit)

	<b>W</b> = 1	<b>W</b> = 0	REG
	AX	AL	000
2	СХ	CL	001
	DX	DL	010
BYTE T	BX	BL	011
ШШ	SP	AH	100
OPCODE	BP	СН	101
L	SI	DH	110
	DI	BH	111



- Byte 2 specification
  - Register/Memory (R/M) field (3-bit)—specifies the second operand as a register or a storage location in memory
    - Dependent on MOD field
      - Mod = 11, R/M selects a register:
        - R/M = 000 Accumulator register
        - R/M= 001 = Count register
        - R/M = 010 = Data Register

	MOD = 1	1
R/M	W = 0	W = 1
000	AL	AX
001	CL	СХ
010	DL	DX
011	BL	BX
100	AH	SP
101	СН	BP
110	DH	SI
111	ВН	DI



- Byte 2 specification
  - MOD = 00,10, or 10 selects an addressing mode for the second operand that is a storage location in memory, which may be the source or destination
    - Dependent on MOD field
    - Mod = 00, R/M:
      - $R/M = 100 \rightarrow$  effective address computed as EA = (SI)
      - $R/M=000 = \rightarrow$  effective address computed as EA = (BX)+(SI)
      - $R/M = 110 = \Rightarrow$  effective address is coded in the instruction as a direct address EA = direct address

	MOD = 1	1		EFFECTIVE A	DDRESS CALCULA	TION
R/M	<b>W</b> = 0	W = 1	R/M	MOD = 00	MOD = 01	MOD = 10
000	AL	AX	000	(BX) + (SI)	(BX) + (SI) + D8	(BX) + (SI) + D16
001	CL	CX	001	(BX) + (DI)	(BX) + (DI) + D8	(BX) + (DI) + D16
010	DL	DX	010	(BP) + (SI)	(BP) + (SI) + D8	(BP) + (SI) + D16
011	BL	BX	011	(BP) + (DI)	(BP) + (DI) + D8	(BP) + (DI) + D16
100	AH	SP	100	(SI)	(SI) + D8	(SI) + D16
101	СН	BP	101	(DI)	(DI) + D8	(DI) + D16
110	рн	SI	110	DIRECT ADDRESS	(BP) + D8	(BP) + D16
111	ВН		111	(BX)	(BX) + D8	(BX) + D16

= imm8 or imm16

► EXAMPLE

Encode the instruction in machine code MOV BL, AL

- Reg-Reg instruction has two encodings:
- Encoding (1) REG is source
  - D-bit is 0: this means REG specifies source
  - R/W specifies destination register
- Encoding (2) REG is destination
  - D-bit is 1: this means REG specifies destination
  - R/W specifies source

### 4.1 Encoding (1): MOV BL, AL

• EXAMPLE

Encode the instruction in machine code MOV BL, AL

- Solution:
  - Byte 1: OPCODE = 100010 (for MOV), D = 0 (source), W = 0 (8-bit)
- This leads to BYTE  $1 = 10001000_2 = 88_{16}$
- In byte 2 the source operand, specified by REG, is AL

REG = 000, MOD = 11, R/M = 011

• Therefore, BYTE  $2 = 11000011_2 = C3_{16}$ MOV BL, AL = 88C3\_{16}

#### 4.1 Encoding (2): MOV BL, AL

• EXAMPLE

Encode the instruction in machine code MOV BL, AL

- Solution:
  - Byte 1: OPCODE = 100010 (for MOV), D = 1 (destination), W = 0 (8-bit)
- This leads to BYTE  $1 = 10001010_2 = 8A_{16}$
- In byte 2 the source operand, specified by REG, is AL REG = 011, MOD = 11, R/M = 000
- Therefore, BYTE  $2 = 1101 \ 1000_2 = C3_{16}$

MOV BL,  $AL = 8AD8_{16}$ 

#### MOV BL, AL

	MOD = 1	1
R/M	<b>W</b> = 0	W = 1
000	AL	AX
001	CL	CX
010	DL	DX
011	BL	BX
100	AH	SP
101	Сн	BP
110	DH	SI
111	ВН	DI

Mnemonic and Description		Instruc	tion Code	
DATA TRANSFER				
MOV - Move:	76543210	76543210	76543210	76543210
Register/Memory to/from Register	100010dw	mod reg r/m		
Immediate to Register/Memory	1100011w	mod 0 0 0 r/m	data	data if w - 1
Immediate to Register	1011w reg	data	data if w = 1	
Memory to Accumulator	1010000 w	addr-low	addr-high	
Accumulator to Memory	1010001w	addr-low	addr-high	
Register/Memory to Segment Register	10001110	mod 0 reg r/m		
Segment Register to Register/Memory	10001100	mod 0 reg r/m		

			MOD = 1	1		EFFECTIVE A	DDRESS CALCULA	TION
CODE	EXPLANATION	R/M	W = 0	₩ = 1	R/M	MOD = 00	MOD=01	
00	Memory Mode, no displacement follows*	000 001	AL CL	AX CX	000 001	(BX) + (SI) (BX) + (DI)	(BX) + (SI) + D8 (BX) + (DI) + D8	(8)
01	Memory Mode, 8-bit displacement follows	010	DL BL	DX BX	010 011	(BP) + (SI) (BP) + (DI)	(BP) + (SI) + D8 (BP) + (DI) + D8	(B
10	Memory Mode, 16-bit displacement follows	100 101	AH Ch	SP BP	100 101	(SI) (DI)	(SI) + D8 (DI) + D8	(S (D
11	Register Mode (no displacement)	110 111	DH BH	SI DI	110 111	DIRECT ADDRESS (BX)	(BP) + D8 (BX) + D8	(B (B

BUALL

.

.....

\*Except when R/M = 110, then 16-bit displacement follows

MOD = 10

(BX) + (SI) + D16

(BX) + (DI) + D16

(BP) + (SI) + D16

(BP) + (DI) + D16

(SI) + D16

(DI) + D16

(BP) + D16

(BX) + D16

Encode the instruction in machine code ADD AX, [SI]

Solution:

OPCODE = 000000 (for ADD), D = 1 (dest.), W = 1 (16-bit)

- This leads to BYTE 1 = 000000112 = 0316
- In byte 2 the destination operand, specified by REG, is AX

REG = 000, MOD = 00, R/M = 100

• Therefore, BYTE  $2 = 00000100_2 = 04_{16}$ 

ADD AX,  $[SI] = 0304_{16}$ 

# ADD AX, [SI]

	MOD = 1	1	Mnemonic and Description		Instruc	tion Code	
R/M	W = 0	W = 1					
000	AL	AX	ARITHMETIC	76543210	76543210	76543210	76543210
001	CL	CX	ADD - Add:				
010 011	BL	BX	Reg./Memory with Register to Either	00000dw	mod reg r/m		
100 101	AH CH	SP BP	Immediate to Register/Memory	100000sw	mod 0 0 0 r/m	data	data if s: w = 01
110 111	DH BH	SI DI	Immediate to Accumulator	0000010w	data	data if w - 1	]
	<u>_</u>	•	ADC — Add with Carry:				
			Reg./Memory with Register to Either	000100dw	mod reg r/m	]	
			Immediate to Register/Memory	10000sw	mod 0 1 0 r/m	data	data if s: w = 01
			Immediate to Accumulator	0001010w	data	data if w - 1	]

CODE	EXPLANATION		MOD = 1	1		EFFECTIVE AI	DDRESS CALCULA	TION
00	Memory Mode, no displacement	R/M	W = 0	W = 1	R/M	MOD = 00	MOD = 01	MOD = 10
01	Memory Mode, 8-bit displacement follows	000	AL CL	AX CX	000 001	(BX) + (SI) (BX) + (DI)	(BX) + (SI) + D8 (BX) + (DI) + D8	(BX) + (SI) + D16 (BX) + (DI) + D16
10	Memory Mode, 16-bit displacement follows	010	DL	DX BX	010 011	(BP) + (SI) (BP) + (DI)	(BP) + (SI) + D8 (BP) + (DI) + D8	(BP) + (SI) + D16 (BP) + (DI) + D16
11	Register Mode (no displacement)	100 101	AH Ch	SP BP	100 101	(SI) (DI)	(SI) + D8 (DI) + D8	(SI) + D16 (DI) + D16
*Except displace	when R/M = 110, then 16-bit ment follows	110 111	DH BH	SI DI	110 111	DIRECT ADDRESS (BX)CPE 0408330	(BP) + D8 (BX) + D8	(BP)+D16 (BX)+D16 17

► EXAMPLE

Encode the instruction in machine code XOR CL, [1234H]

Solution:

OPCODE = 001100 (for XOR), D = 1 (dest.), W = 0 (8-bit)

- This leads to BYTE 1 = 001100102 = 3216
- In byte 2 the destination operand, specified by REG, is CL REG = 001, MOD = 00, R/M = 110
- Therefore, BYTE  $2 = 000011102 = 0E_{16}$

```
BYTE 3 = 3416
BYTE 4 = 1216
XOR CL, [1234H] = 320E341216
```

#### XOR CL, [1234H]

	MOD = 1	1
R/M	<b>W</b> = 0	W = 1
000	AL	AX
001	CL	CX
010	DL	DX
011	BL	BX
100	AH	SP
101	СН	BP
110	DH	SI
111	вн	DI

OR	-	Or:	

Reg./Memory and Register to Either

Immediate to Register/Memory

Immediate to Accumulator

XOR - Exclusive or:

Reg./Memory and Register to Either

Immediate to Register/Memory

Immediate to Accumulator

000010dw	mod reg r/m		
1000000w	mod 0 0 1 r/m	data	data if w - 1
0000110w	data	data if w = 1	]
			-
001100dw	mod reg r/m	Disp, H	Disp. L
001100dw 1000000w	mod reg r/m mod 1 1 0 r/m	Disp. H data	Disp_l data if w - 1

CODE	EXPLANATION
00	Memory Mode, no displacement follows*
01	Memory Mode, 8-bit displacement follows
10	Memory Mode, 16-bit displacement follows
11	Register Mode (no displacement)

\*Except when R/M = 110, then 16-bit displacement follows

MOD = 11				EFFECTIVE ADDRESS CALCULATION			
R/M	₩=0	₩ = 1	R/M	MOD = 00	MOD = 01	MOD = 10	
000	AL	AX	000	(BX) + (SI)	(BX) + (SI) + D8	(BX) + (SI) + D16	
001	CL	сх	001	(BX) + (DI)	(BX) + (DI) + D8	(BX) + (DI) + D16	
010	DL	DX	010	(BP) + (SI)	(BP) + (SI) + D8	(BP) + (SI) + D16	
011	BL	BX	011	(BP) + (DI)	(BP) + (DI) + D8	(BP) + (DI) + D16	
100	AH	SP	100	(SI)	(SI) + D8	(SI) + D16	
101	СН	BP	101	(DI)	(DI) + D8	(DI) + D16	
110	DH	SI	110	DIRECT ADDRESS	(BP) + D8	(BP) + D16	
111	BH	DI	111	(BX)	(BX) + D8	(BX)+D16	

• EXAMPLE

Encode the instruction in machine code ADD [BX][DI]+1234H, AX

Solution:

OPCODE = 000000 (for ADD), D = 0 (source), W = 1 (16-bit)

- This leads to BYTE 1 = 00000012 = 0116
- In byte 2 the destination operand, specified by REG, is AX REG = 000, MOD = 10, R/M = 001
- Therefore, BYTE 2 = 10000012 = 8116

```
BYTE 3 = 3416
BYTE 4 = 1216
ADD [BX][DI]+1234H, AX = 01813412_{16}
```

#### ADD [BX][DI]+1234H, AX

			Mnemonic and Description		Instruc	tion Code	
			ARITHMETIC ADD — Add:	76543210	76543210	76543210	76543210
	MOD = 1	1	Reg./Memory with Register to Either	w b000000	mod reg r/m	Disp, H	Disp, L
R/M	<b>W</b> = 0	W = 1	Immediate to Register/Memory	10000sw	mod 0 0 0 r/m	data	data if s: w = 01
000	AL	AX	Immediate to Accumulator	0000010w	data	data if w - 1	]
001 010		CX	ADC — Add with Carry:				
011	BL	вх	Reg./Memory with Register to Either	000100dw	mod reg r/m	Disp, H	Disp, L
100 101		SP BP	Immediate to Register/Memory	100000sw	mod 0 1 0 r/m	data	data if s: w = 01
110 111	DH BH	SI DI	Immediate to Accumulator	0001010w	data	data if w - 1	]

CODE	EXPLANATION	MOD = 11			EFFECTIVE ADDRESS CALCULATION			
00	Memory Mode, no displacement follows*	R/M	W = 0	₩ = 1	R/M	MOD = 00	MOD = 01	MOD = 10
01	Memory Mode, 8-bit	000	AL	AX	000	(BX) + (SI)	(BX) + (SI) + D8	(BX) + (SI) + D16
	displacement follows	001	CL	CX	001	(BX) + (DI)	(BX) + (DI) + D8	(BX) + (DI) + D16
10	Memory Mode, 16-bit displacement follows	010	DL	DX BX	010 011	(BP) + (SI) (BP) + (DI)	(BP) + (SI) + D8 (BP) + (DI) + D8	(BP) + (SI) + D16 (BP) + (DI) + D16
11	Register Mode (no	100	AH	SP	100	(SI)	(SI) + D8	(SI) + D16
	displacement)	101	CH	BP	101	(DI)	(DI) + D8	(DI) + D16
*Except	when R/M = 110, then 16-bit	110	DH	SI	110	DIRECT ADDRESS	(BP) + D8	(BP) + D16
displace	ment follows	111	BH	DI	111	(BX) <sup>CPE 0408330</sup>	(BX) + D8	(BX) + D16 2

Additional one-bit field and their functions

Field	Value	Function				
	0	No sign extension				
5	1	Sign extend 8-bit immediate data to 16 bits if V	V=1			
	0	Shift/rotate count is one				
v	1	Shift/rotate count is specified in CL register				
7	0	Repeat/loop while zero flag is clear				
۲	1	Repeat/loop while zero flag is set				
Immediate to Register/Memory 100000 s w		mod 0 0 0 r/m data data if s:w = 0	1			
ROL - Rotate Left	110100vw	mod 0 0 0 r/m				

#### Instructions that involve a segment register (SR-field)

Register	SR
ES	00
CS	01
SS	10
DS	11

• EXAMPLE

Encode the instruction in machine code MOV WORD PTR [BP][DI]+1234H, 0ABCDH

• Solution:

This example does not follow the general format

- From Fig. 3-6 in the text, MOV -> 1100011W, and W = 1 for word-size data
- BYTE 1 = 110001112 = C716
- BYTE 2 = (MOD)000(R/M) = 100000112 = 8316
- BYTE 3 = 3416 BYTE 4 = 1216
- BYTE 5 = CD16 BYTE 6 = AB16 MOV WORD PTR [BP][DI]+1234H, 0ABCDH

 $= C7833412CDAB_{16}$ 

#### MOV WORD PTR [BP][DI]+1234H, 0ABCDH

Mnemonic and Description						
DATA TRANSFER					7	
MOV – Move:	76543210	76543210	76543210	76543210		
Register/Memory to/from Register	100010dw	mod reg r/m	Disp. H	Disp, L		
Immediate to Register/Memory	1100011w	mod 0 0 r/m	Disp. H	Disp, L	data	data if w - 1
Immediate to Register	1011w reg	data	data if w = 1			
Memory to Accumulator	1010000w	addr-low	addr-high			
Accumulator to Memory	1010001w	ad dr-low	addr-high			

	MOD = 11						
R/M	<b>W</b> = 0	W = 1					
000	AL	AX					
001	CL	CX					
010	DL	DX					
011	BL	вх					
100	AH	SP					
101	СН	BP					
110	DH	SI					
111	вн	DI					

CODE	EXPLANATION
00	Memory Mode, no displacement follows*
01	Memory Mode, 8-bit displacement follows
10	Memory Mode, 16-bit displacement follows
11	Register Mode (no displacement)

MOD = 11			EFFECTIVE ADDRESS CALCULATION				
R/M	W = 0	W = 1	R/M	MOD = 00	MOD = 01	MOD = 10	
000	AL	AX	000	(BX) + (SI)	(BX) + (SI) + D8	(BX) + (SI) + D16	
001	CL	сх	001	(BX) + (DI)	(BX) + (DI) + D8	(BX) + (DI) + D16	
010	DL	DX	010	(BP) + (SI)	(BP) + (SI) + D8	(BP) + (SI) + D16	
011	BL	BX	011	(BP) + (DI)	(BP) + (DI) + D8	(BP)+(DI)+D16	
100	AH	SP	100	(SI)	(SI) + D8	(SI) + D16	
101	СН	BP	101	(DI)	(DI) + D8	(DI) + D16	
110	DH	SI	110	DIRECT ADDRESS	(BP) + D8	(BP) + D16	
111	BH	DI	111	(BX)	(BX) + D8	(BX)+D16	

\*Except when R/M = 110, then 16-bit displacement follows

**EXAMPLE** 

Encode the instruction in machine code MOV [BP][DI]+1234H, DS

Solution:

This example does not follow the general format

- From Fig. 3-6 in the text, MOV -> 10001100, and the instruction is 10001100(MOD)0(SR)(R/M)(DISP)
- From Fig. 4–5 in the text, we find that for DS, the SR = 11
- Therefore, the instruction is coded as MOV [BP][DI]+1234H, DS
   = 100011001001101100100000100102
   = 8C9B341216

#### MOV [BP][DI]+1234H, DS

	MOD = 11						
R/M	<b>W</b> = 0	W = 1					
000	AL	AX					
001	CL	CX					
010	DL	DX					
011	BL	BX					
100	AH	SP					
101	СН	BP					
110	DH	SI					
111	вн	DI					

Register	SR
ES	00
CS	01
SS	10
DS	11

Mnemonic and Description	
DATA TRANSFER	
MOV – Move:	76543
Register/Memory to/from Register	10001
mmediate to Register/Memory	11000
mmediate to Register	1011
femory to Accumulator	10100
accumulator to Memory	10100
Register/Memory to Segment Register	10001
Segment Register to Register/Memory	10001

B11-01

	Instruction Code					
76543210	76543210	76543210	76543210			
100010dw	mod reg r/m					
1100011w	mod 0 0 0 r/m	data	data if w - 1			
1011w reg	data	data if w = 1	]			
1010000w	addr-low	addr-high	]			
1010001w	addr-low	addr-high	]			
10001110	mod 0 reg r/m					
10001100	mod 0 SR r/m	Disp LO	Disp HI			

MOD = 11			EFFECTIVE ADDRESS CALCULATION			
R/M	W = 0	W = 1	R/M	MOD = 00	MOD = 01	MOD = 10
000	AL	AX	000	(BX) + (SI)	(BX) + (SI) + D8	(BX) + (SI) + D16
001	CL	СХ	001	(BX) + (DI)	(BX) + (DI) + D8	(BX) + (DI) + D16
010	DL	DX	010	(BP) + (SI)	(BP) + (SI) + D8	(BP)+(SI)+D16
011	BL	BX	011	(BP) + (DI)	(BP) + (DI) + D8	(BP)+(DI)+D16
100	AH	SP	100	(SI)	(SI) + D8	(SI) + D16
101	СН	BP	101	(DI)	(DI) + D8	(DI) + D16
110	DH	SI	110	DIRECT ADDRESS	(BP) + D8	(BP) + D16
111	BH	DI	111	(BX)	(BX) + D8	(BX)+D16

CODE	EXPLANATION
00	Memory Mode, no displacement follows*
01	Memory Mode, 8-bit displacement follows
10	Memory Mode, 16-bit displacement follows
11	Register Mode (no displacement)

\*Except when R/M = 110, then 16-bit displacement follows

- Steps in encoding a complete assembly program:
  - Identify the general machine code format (Fig. 3-6)
  - Evaluate the bit fields (Fig. 4-2,4-3,4-4,4-5)
  - Express the binary-code instruction in hexadecimal form
- To execute the program, the machine code of the program must be stored in the code segment of memory.
- The first byte of the program is stored at the lowest address.

#### EXAMPLE

Encode the "block move" program in Fig. 4–6(a) and show how it would be stored in memory starting at address 20016.

#### Solution:

MOV AX, 2000H MOV DS, AX MOV SI, 100H MOV DI, 120H MOV CX, 10H NXTPT: MOV AH, [SI] MOV [DI], AH INC SI INC DI DEC CX JNZ NXTPT NOP ;LOAD AX REGISTER ;LOAD DATA SEGMENT ADDRESS ;LOAD SOURCE BLOCK POINTER ;LOAD DESTINATION BLOCK POINTER ;LOAD REPEAT COUNTER ;MOVE SOURCE BLOCK ELEMENT TO AH ;MOVE ELEMENT FROM AH TO DEST. BLOCK ;INCREMENT SOURCE BLOCK POINTER ;INCREMENT DESTINATION BLOCK POINTER ;DECREMENT REPEAT COUNTER ;JUMP TO NXTPT IF CX NOT EQUAL TO ZERO ;NO OPERATION

- JNE/JNZ Jump on Not Equal/Not Zero
- JNL/JGE Jump on Not Less/Greater or Equal
- JNLE/JG Jump on Not Less or Equal / Greater

01110101	IP-INC8
01111101	disp
01111111	disp

Instruction	Type of instruction	Machine code
MOV AX,2000H	Move immediate data to register	$101110000000000000000_2 = B80020_{16}$
MOV DS,AX	Move register to segment register	1000111011011000 <sub>2</sub> = 8ED8 <sub>16</sub>
MOV SI, 100H	Move immediate data to register	10111110000000000000001 <sub>2</sub> = BE0001 <sub>16</sub>
MOV DI,120H	Move immediate data to register	1011111100100000000001 <sub>2</sub> = BF2001 <sub>16</sub>
MOV CX,10H	Move immediate data to register	$1011100100010000000000_2 = 891000_{16}$
MOV AH, [SI]	Move memory data to register	$1000101000100100_2 = 8A24_{16}$
MOV [DI],AH	Move register data to memory	$1000100000100101_2 = 8825_{16}$
INC SI	Increment register	$01000110_2 = 46_{16}$
INC DI	Increment register	$01000111_2 = 47_{16}$
DEC CX	Decrement register	$01001001_2 = 49_{16}$
JNZ NXTPT	Jump on not equal to zero	0111010111110111 <sub>2</sub> = 75F7 <sub>16</sub>
NOP	No operation	$1001000_2 = 90_{16}$

Memory address	Contents	Instruction
200H	в8н	MOV AX,2000H
201H	00н	
202H	20H	
203H	8EH	MOV DS,AX
204H	D8H	
205H	ВЕН	MOV SI,100H
206H	оон	
207 H	01H	
208H	BFH	MOV DI,120H
209H	20H	
20AH	01H	
20B H	вэн	MOV CX,10H
20CH	10H	
20DH	00Н	
20EH	BAH	MOV AH, [SI]
20FH	24H	
210H	88H	MOV [DI],AH
211H	25H	
212H	46H	INC SI
213H	47H	INC DI
214H	49H	DEC CX
215H	75н	JNZ \$-9
216H	F7H	
217H	90H	NOP

- Using DEBUG, the programmer can issue commands to the microcomputer.
- Loading the DEBUG program C:\DEBUG
- Six kinds of information are entered as part of a command:
  - A command letter
  - An address
  - A register name
  - A file name
  - A drive name
  - Data



- The DEBUG program command set:
  - Register: R [register name]
  - Quit: Q
  - Dump: D[address]
  - Enter: E address [list]
  - Fill: F st. address end address list
  - Move: M st. addr. end addr. dest. Addr.
  - Compare: C st. addr. end addr. dest. Addr.
  - Search: S st. address end address list
  - Input: I address
  - Output: O address, byte
  - Hex Add/Subtract: H num1,num2
  - Assemble: A [starting address]
  - Unassemble: U [starting address ending address]
  - Name: N file name]
  - Write: W [st. addr. [drive st. sector no. of sectors]]
  - Load: L [st. addr. [drive st. sector no. of sectors]]
  - Trace: T [=address] [number]
  - Go: G [= starting address [breakpoint address ...]]

• An initial state when with the loading of DEBUG



 Syntax for the REGISTER (R) command R [REGISTER NAME]

• e.g.

If [REGISTER NAME] is empty → display the values of all registers

CPE 0408330

• EXAMPLE

Verify the initialized state of the 8088 by examining the contents of its registers with the Register command.

• Solution:



-R						
AX=0000	BX=0000	CX=0000	DX=0000	SP=FFEE	BP=0000 SI=0000 DI=0000	1212
DS=0835	ES=0B35	SS=0835	CS=0B35	IP=0100	NV UP EI PL NZ NA PO NC	
OB35:010	0 E375	JC	XZ 017	7		1.0
-						-
4						1

Register mnemonics for the R command

Symbol	Register
AX	Accumulator register
BX	Base register
СХ	Count register
DX	Data register
SI	Source index register
DI	Destination index register
SP	Stack pointer register
BP	Base pointer register
CS	Code segment register
DS	Data segment register
SS	Stack segment register
ES	Extra segment register
F	Flag register
IP	Instruction pointer

#### Status flag notations

-R						-
AX=0000 DS=0B35	BX=0000 ES=0B35	CX=0000 SS=0B35	DX=0000 CS=0B35	SP=FFEE IP=0100	BP=0000 SI=0000 DI=0000 NV UP EI PL NZ NA PO NC	<u></u>
OB35:0100	E375	JC	XZ 017	7		100
-						-
4						•

Flag	Meaning	Set	Reset
OF	Overflow	ov	NV
DF	Direction	DN	UP
IF	Interrupt	EI	DI
SF	Sign	NG	PL
ZF	Zero	ZR	NZ
AF	Auxiliary carry	AC	NA
PF	Parity	PE	PO
CF	Carry	CY	NC

• EXAMPLE

Issue commands to the DEBUG program on the PC that causes the value in BX to be modified to FF0016 and then verify that this new value is loaded into BX.

Solution:
## 4.3 The PC and Its DEBUG Program

• EXAMPLE

Use the Register command to set the parity flag to even parity. Verify that the flag has been changed.

• Solution:

```
–R F (↓)
NV UP EI PL NZ NA PO NC –PE (↓)
–R F (↓)
NV UP EI PL NZ NA PE NC – (↓)
```

- The commands provided for use in examining and modifying the memory:
  - DUMP
  - ENTER
  - FILL
  - MOVE
  - COMPARE
  - SERACH

#### DUMP Command (D)

The DUMP command allows us to examine the contents of a memory location or a block of consecutive memory location.

#### D [ADDRESS]

e.g.

-D (↓) -D 1342:100 (↓) -D DS:100 (↓) -D 100 (↓)

Command	Meaning
– D	Display 128 bytes starting from DS:0100
– D 1373:200	Display 128 bytes starting from 1373:200
– D 1F0	Display 128 bytes starting from DS:1F0
– D 200 300	Display memory locations from DS:200 to DS:300
– D CS:200 212	Display memory locations from CS:200 to CS:212

DUMP Command (D)



#### ► EXAMPLE

Issue a dump command to display the contents of the 32 bytes of memory located at offset 030016 through 031F16 in the current data segment.

Solution:



#### ► EXAMPLE

Use the Dump command to examine the 16 bytes of memory just below the top of the stack.

• Solution:





## ENTER Command (E) E ADDRESS [LIST]



#### EXAMPLE

Start a data entry sequence by examining the contents of address DS:100 and then, without entering new data, depress the "-" key. What happen?

Solution:

-E DS:100 (↓) 1342:0100 FF. \_

Entering "-" causes the display of previous byte storage location.



• EXAMPLE

Enter ASCII data to the memory.

Solution:



FILL Command (F)

The FILL command fills a block of consecutive memory locations all with the same data.

- F STARTING\_ADDRESS ENDING\_ADDRESS LIST
- e.g.

Issue two fill commands to fill memory locations with different values

#### • EXAMPLE

Initialize all storage locations in the block of memory from DS:120 through DS:13F with the value 3316 and the block of storage locations from DS:140 to DS:15F with the value 4416.

Solution:



	<b>X</b>	C01	VSOL	.E N	<i>I</i> OI	)E -	deł	эug												_ [	×
- - - 0000 -	F F B 3 B 3 B 3 B 3	120 140 120 7:0 7:0 7:0 7:0	13F 15F 15F 120 130 140 150	33 44 33 33 44 44	33 33 44 44	33 33 44 44	33 33 44 44	33 33 44 44	33 33 44 44	33 33 44 44	33-33 33-33 44-44 44-44	33 33 44 44	3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	33333 33333 DDDDD DDDD DDDD	▲ ▼						
◀																					

MOVE Command (M)

The MOVE command allows us to copy a block of data from one part of memory to another

part. Note that the source locations is not affected

M START\_ADDRESS END\_ADDRESS DEST\_ADDRESS

▶ e.g.





#### ► EXAMPLE

Fill each storage location in the block of memory from address DS:100 through DS:11F with the value 1116. Then copy this block of data to a destination block starting at DS:160.

Solution:



CONSO	DLE MOD	DE - del	bug							_ [	×
- -F 100 118 -M 100 118 -D 100 178 OB37:0100 OB37:0110 OB37:0120 OB37:0130 OB37:0140 OB37:0150 OB37:0170	F 11 F 160 F 11 11 33 33 33 33 44 44 44 44 11 11 11 11	11 11 11 11 33 33 33 33 44 44 44 44 11 11 11 11	11 11 11 11 33 33 33 33 44 44 44 44 11 11 11 11	11 11-: 11 11-: 33 33-: 33 33-: 44 44-4 44 44-4 11 11-:	L1 11 L1 11 33 33 33 33 44 44 44 44 L1 11 L1 11	11 11 11 11 33 33 33 33 44 44 44 44 11 11 11 11	11 1 11 1 33 3 44 4 44 4 11 1 11 1	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	L 3 3333333 3 3333333 4 DDDDDDD 4 DDDDDDD 4 DDDDDDD 1	3333333333 333333333 DDDDDDDDD DDDDDDDD	

COMPARE Command (C)

The COMPARE command allows us to compare the contents of two blocks of data to determine if they are the same or not.

C START\_ADDRESS END\_ADDRESS DEST\_ADDRESS

e.g.

-C 100 10F 120 (↓)

If the two locations are equal  $\rightarrow$  don't display anything.

If the two locations are different  $\rightarrow$  display each location with it's content

• COMPARE Command (C)



Results produced when unequal data are found with a COMPARE command

SEARCH Command (S)

The SEARCH command can be used to scan through a block of data in memory to determine whether or not it contains specific data.

S START\_ADDRESS END\_ADDRESS LIST

▶ e.g.

-S 100 17F 33 (↓)

#### SEARCH Command (S)

CONSOLE MODE - debug

- -D 100 0B37:0100 22 22 22 22 22 22 22 22 22 22 22 22 2				uvoug										
OB37:0160 80 3E 2F 9A 00 74 05 F6-C7 02 75 48 89 3E F3 99 .>/.tuH.> OB37:0170 FF 06 F3 99 C6 06 F5 99-FF C6 06 F6 99 00 E8 99 -S 118 127 33 OB37:0120 OB37:0121 OB37:0122 OB37:0123 OB37:0124 OB37:0125 OB37:0126 OB37:0127 -	- -D 100 OB37:0100 OB37:0110 OB37:0120 OB37:0130 OB37:0140 OB37:0150	22 22 22 22 33 33 33 33 44 44 44 44	22 22 33 33 44 44	22 22 22 22 33 33 33 33 44 44 44 44	22 22 22 22 33 33 33 33 44 44 44 44	22-22 22-22 33-33 33-33 44-44 44-44	22 2 22 2 33 3 33 3 44 4 44 4	2 22 2 22 3 33 3 33 4 44 4 44	22 22 33 33 44 44	22 22 33 33 44 44	22 22 22 22 33 33 33 33 44 44 44 44	3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	33 33 30 00 00 00	
0B37:0127 - ▼	OB37:0160 OB37:0170 -S 118 127 OB37:0120 OB37:0121 OB37:0122 OB37:0123 OB37:0124 OB37:0125 OB37:0126	80 3E FF 06 33	2F F3	9A 00 99 C6	74 05 06 F5	F6-C7 99-FF	02 7 C6 0	5 48 6 F6	89 99	3E 00	F3 99 E8 99	.>/tuH.>		
	OB37:0127 -												•	•

lel v

## 4.5 Input and Output of Data

INPUT Command (I)

The INPUT command read data from an input port of the 64K byte-wide ports of 8088 I/O.

e.g.

The contents of the port at I/O address 006116 are 4D16

## 4.5 Input and Output of Data

• OUTPUT Command (O)

The OUTPUT command write data to an output port of the 64K byte-wide ports of 8088 I/O.

#### O ADDRESS BYTE

-O 61 4F (↓)

This command causes the value 4F16 to be written into the byte-wide output port at address 006116

## 4.6 Hexadecimal Addition and Subtraction

HEXADECIMAL Command (H)

The HEXADECIMAL command provides the ability to add and subtract hexadecimal numbers.

#### H NUM1 NUM2

```
e.g.
```

```
-H ABCO OFFF (↓)
BBBF 9BC1
```

```
-H BBBF A (↓)
BBC9 BBB5
```

\*Both number and results are limited to **four** hexadecimal digits.

## 4.6 Hexadecimal Addition and Subtraction

#### ► EXAMPLE

Use the H command to find the negative of the number 000916.

Solution:



FFF716 is the negative of 916 expressed in 2's complement form.

## 4.6 Hexadecimal Addition and Subtraction

#### ► EXAMPLE

If a byte of data is located at physical address 02A3416 and the data segment register contains 015016, what value must be loaded into the source index register such that DS:SI points to the byte storage location?

Solution:

-H 2A34 1500 (↓) 3F34 1534

This shows that SI must be loaded with the value 153416.

- An example to load an instruction MOV BL, AL
- The machine code is 88C316

-E CS:100 88 C3 (↓) -D CS:100 101 (↓) 1342:0100 88 C3

UNASSEMBLE Command (U)

The UNASSEMBLE command converts machine code instructions to their equivalent assembly language source statement.

U [STARTING\_ADDRESS [ENDING\_ADDRESS] ]





#### EXAMPLE

Use a sequence of commands to load, verify loading, and unassemble the machine code instruction 0304H. Load the instruction at address CS:200.

Solution:



WRITE Command (W)

The WRITE command gives the ability to save data stored in memory on a diskette.

W [START\_ADDRESS [DRIVE START\_SECTOR NUM\_SECTOR] ]

• e.g.



\* Be caution in saving program in a disk, especially the hard drive.

LOAD Command (L)

The LOAD command gives the ability to reload memory from a diskette.

L [START\_ADDRESS [DRIVE START\_SECTOR NUM\_SECTOR]]

e.g.

• The reloading of the instruction can be verified by U command

• e.g.

-U CS:300 301 (↓) 1342:300 301 ADD AX, [SI]

#### ► EXAMPLE

Enter the machine code of the block move program. The program is to be loaded into memory starting at address CS:100. Verify, unassemble, and save the code.

Solution:

-E CS:100 B8 00 20 8E D8 BE 00 01 BF 20 01 B9 10 00 8A 24 88 25 46 (,) -D CS:100 117(,) -U CS:100 117(,) -W CS:100 1 100 1 (,)

CONSOLE MODE -	debug					- 🗆 ×
- -E CS:100 B8 00 20 8 -E CS:110 88 25 46 4 -D CS:100 117	E D8 BE 00 7 49 75 F7	01 BF 20 90	O1 B9 10 OO	8A 24		<u> </u>
OB37:0100 B8 00 20 OB37:0110 88 25 46 -U CS:100 117	8E D8 BE 00 47 49 75 F7	0 01-BF 20 7 90	O1 B9 10 0	0 8A 24	.%FGIu	\$
OB37:0100 B80020 OB37:0103 8ED8 OB37:0105 BE0001	MOV MOV MOV	AX,2000 DS,AX SI,0100				
0B37:0108 BF2001 0B37:010B B91000 0B37:010E 8A24 0B37:0110 8825		CX,0010 AH,[SI]				
OB37:0112 46 OB37:0113 47 OB37:0114 49	INC INC DEC	SI DI CX				
OB37:0115 75F7 OB37:0117 90 -W CS:100 0 100 1	J NZ NOP	010E				
						▼ ▶ //

NAME Command (N)

The NAME command, along with the WRITE command, gives the ability to save a program on the diskette under a file name.

#### N FILE NAME

• The BX, CX registers must be updated to identify the size of the program that is to be saved in the file.

(BX CX) = number of bytes

Because of programs are small  $\rightarrow$  set BX = 0000H

- After BX, CX registers have been initialized, the write command is used to saved the program.
- To reload the program, the command sequence is

#### N FILE NAME L [STARTING ADDRESS]

#### • EXAMPLE

Save a machine code program into a file.

#### Solution:

```
-N A:BLK.1 (,,); Give a file name in disk A
-R CX (,); Give a program size of 1816 bytes
CX XXXX
:18
-R BX (,)
BX XXXX
:0 (,)
W CS:100 (,); Save the program in disk A
```

• EXAMPLE

Reload a program into memory.

Solution:

-N A:BLK.1 (↓) ; Give a file name in disk A -L CS:100 (↓) ; Load the program name BLK.1 in disk A

C:\DOS>REN A:BLK.1 BLK.EXE (↓); Rename the file

C:\DOS>DEBUG A:BLK.EXE ( $\downarrow$ ) ; Load the program directly into memory

C:\DOS>A:BLK.EXE ( $\leftarrow$ ); Run the program

#### ASSEMBLE Command (A)

The ASSEMBLE command let us automatically assemble the instructions of a program.

A [STARTING\_ADDRESS]

The program will be saved in memory starting from this location



• EXAMPLE

Assemble a complete program with the ASSEMBLE command.

Solution:

```
-A CS:200 (↓)
0B35:0200 MOV AX, 2000 (↓)
0B35:0203 MOV DS, AX (↓)
0B35:0205 MOV SI, 100 (↓)
....
0B35:0217 NOP (↓)
0B35:0218 (↓)
```

Assemble a program with ASSEMBLE command

CONSOLE MODE - DEBUG	- 🗆 ×
-A CS:200 OB35:0200 MOV AX,2000 OB35:0203 MOV DS,AX OB35:0205 MOV SI,100 OB35:0208 MOV DI,120 OB35:020B MOV CX,10 OB35:020E MOV AH,[SI] OB35:0210 MOV [DI],AH	
OB35:0212 INC 31 OB35:0213 INC DI OB35:0214 DEC CX OB35:0215 JNZ 20E OB35:0217 NOP OB35:0218	• •

 Unassemble a program with UNASSEMBLE command (the reverse operation of assemble)

CONSOLE	MODE - DEBUC	3		- 🗆 ×
-U CS:200 2 OB35:0200 B OB35:0203 8 OB35:0205 B OB35:0208 B OB35:0208 B OB35:0208 8 OB35:0208 8 OB35:0210 8 OB35:0212 4 OB35:0213 4 OB35:0214 4 OB35:0215 7 OB35:0217 9 -	217 80020 ED8 E0001 91000 A24 825 6 7 9 25F7 00	MOV MOV MOV MOV MOV MOV INC INC INC DEC JNZ NOP	X,2000 S,AX I,0100 I,0120 X,0010 H,[SI] DI],AH I I X 20E	
•				•
#### TRACE Command (T)

The TRACE command provides the programmer with the ability to execute the program one instruction at a time.



• EXAMPLE

Load and trace a program.

Solution:

```
-L CS:100 1 10 1 (↓) // or -A CS:100 (↓)

-U 100 101 (↓)

-R AX (↓)

AX 0000

:1111 (↓)

-R SI (↓)

SI 0000

:1234 (↓)

-E DS:1234 22 22 (↓)

-T =CS:100 (↓)
```

CONSOLE MODE	- DEBUG	- 🗆 ×
- -L CS:100 0 10 1 -U 100 101 OB35:0100 0304 -R AX AX 0000 :1111 -R SI SI 0000 :1234 -E DS:1234 22 22	ADD AX,[SI]	
AX=1111 BX=0000 DS=0B35 ES=0B35 0B35:0100 0304 -D DS:1234 1235 0B35:1230 -T =CS:100	CX=0000 DX=0000 SP=FFEE SS=0B35 CS=0B35 IP=0100 ADD AX,[SI] 22 22	BP=0000 SI=1234 DI=0000 NV UP EI PL NZ NA PO NC DS:1234=222
AX=3333 BX=0000 DS=0B35 ES=0B35 0B35:0102 0000 	CX=0000 DX=0000 SP=FFEE SS=0B35 CS=0B35 IP=0102 ADD [BX+SI],AL	BP=0000 SI=1234 DI=0000 NV UP EI PL NZ NA PE NC DS:1234=22

#### GO Command (G)

The GO command is typically used to run programs that are already working or to execute programs in the later stages or debugging.

G [=STARTING\_ADDRESS [BREAKPOINT ADDRESS LIST]]

-G =CS:100 (↓)

-G (,) // start execution from CS:IP

The list of addresses that the execution will stop on them and display internal registers information (maximum 10 breakpoints )

#### • EXAMPLE

Use GO command to execute a program and examine the result.

#### Solution:

-N A:BLK.EXE (,); Define the program file to be loaded -L CS:200 (,); Load the program at CS:200 -R DS (,) DS 1342 :2000 (,); Define the data segment address -F DS:100 10F FF (,); Fill memory with FF -F DS:120 12F 00 (,); Fill memory with 00 -R DS (,) DS 2000 :1342 ; Store data segment with 134216

Solution (continued) :

-R ( $\downarrow$ ); Show data register status -U CS:200 217 ( $\downarrow$ ); Unassemble the program -G =CS:200 20E ( $\downarrow$ ); Execute the program to CS:20E -G =CS:20E 215 ( $\downarrow$ ); Execute the program to CS:215 -D DS:100 10F ( $\downarrow$ ); Display memory at DS:100 -D DS:120 12F ( $\downarrow$ ); Display memory at DS:120 -G =CS:215 217 ( $\downarrow$ ); Execute the program to CS:217 -D DS:100 10F ( $\downarrow$ ); Display memory at DS:100 -D DS:120 12F ( $\downarrow$ ); Display memory at DS:100 -D DS:120 12F ( $\downarrow$ ); Display memory at DS:100

CIV	CONSO	LE MO	ODE	- D	EBU	JG																	- [	⊐ ×
- -N -L -R DS	A:BLK. CS:100 DS 0B99	EXE																						
: 2( -F -F -D 20(	D00 DS:100 DS:120 DS:100 DS:100	10F 12F 10F FF	FF 00 FF	FF	FF	FF	FF	FF	FF-	-FF	FF	FF	FF	FF	FF	FF	FF						 	
-D 20( -R DS :1:	DS:120 DO:0120 DS 2000 342	12F 00	00	00	00	00	00	00	00-	-00	00	00	00	00	00	00	00						 	
AX= DS= 0B9	=0000 =1342 99:0100	BX=FF ES=OF B8O(	FFF 399 020	C) SS	(=FE 5=0B	E18 399 MC	D> CS VV	(=0( 5=0E	000 399 AX,	SI II 20(	P=FI P=01 00	=FE 100	BF	P=0( ₩ 1	)00 JP E	S] EI F	[=12 PL N	234 NZ N	D NA	)I= PE	000 NC	00	•	- -

CONSOLE MODE	- DEBUG			- 🗆 ×
-U CS:100 117 OB99:0100 B80020 OB99:0103 8ED8 OB99:0105 BE0001 OB99:0108 BF2001 OB99:0108 B91000 OB99:010E 8A24 OB99:0110 8825 OB99:0112 46 OB99:0113 47 OB99:0113 47 OB99:0115 75F7 OB99:0117 90 -G =CS:100 10E	MOV MOV MOV MOV MOV MOV INC INC INC DEC JNZ NOP	AX,2000 DS,AX SI,0100 DI,0120 CX,0010 AH,[SI] [DI],AH SI DI CX 010E		
AX=2000 BX=FFFF DS=2000 ES=0B99 0B99:010E 8A24 -G =CS:10E 115	CX=0010 DX=0 SS=0B99 CS=0 MOV	0000 SP=FFFE 0899 IP=010E AH,[SI]	BP=0000 SI=0100 DI=0120 NV UP EI PL NZ NA PE NC DS:010	0=FF
AX=FF00 BX=FFFF DS=2000 ES=0B99 0B99:0115 75F7	CX=000F DX=0 SS=0B99 CS=0 JNZ	0000 SP=FFFE 0899 IP=0115 010E	BP=0000 SI=0101 DI=0121 NV UP EI PL NZ AC PE NC	

CONSOLE MODE - DEBUG	
- -D DS:100 10F 2000:0100 FF F	
-G =CS:115 117 AX=FF00 BX=FFFF CX=0000 DX=0000 SP=FFFE BP=0000 SI=0110 DI=0130 DS=2000 ES=0B99 SS=0B99 CS=0B99 IP=0117 NV UP EI PL ZR NA PE NC 0B99:0117 90 NOP -D DS:100 10F	
2000:0100 FF F	-
	• //

### 4.10 Debugging a Program

- Errors in a program are also referred to as *bugs;* the process of removing them is called debugging.
- Two types of errors
  - Syntax error
  - Execution error
- A syntax error is an error caused by not following the rules for coding or entering an instruction. These types of errors are typically identified by the microcomputer and signalled to user with an error message
- In the DEBUG environment, the TRACE command is usually used to debug execution errors.

### 4.10 Debugging a Program

- Review of the DEBUG commands
  - Register: R [register name]
  - Quit: Q
  - Dump: D[address]
  - Enter: E address [list]
  - Fill: F st. address end address list
  - Move: M st. addr. end addr. dest. Addr.
  - Compare: C st. addr. end addr. dest. Addr.
  - Search: S st. address end address list
  - Input: I address
  - Output: O address, byte
  - Hex Add/Subtract: H num1,num2
  - Assemble: A [starting address]
  - Unassemble: U [starting address ending address]
  - Name: N file name]
  - Write: W [st. addr. [drive st. sector no. of sectors]]
  - Load: L [st. addr. [drive st. sector no. of sectors]]
  - Trace: T [=address] [number]
  - Go: G [= starting address [breakpoint address ...]]

## H.W. #4

Solve the following problems from Chapter 4 from the course textbook:

2, 5, 10, 15, 20, 23, 24, 26, 28, 30

#### CPE 408330 Assembly Language and Microprocessors

#### Chapter 5: 8088/8086 Microprocessor Programming – Integer Instructions and Computations

[Computer Engineering Department, Hashemite University]

## Lecture Outline

- 5.1 Data–Transfer Instructions
- 5.2 Arithmetic Instructions
- 5.3 Logic Instructions
- 5.4 Shift Instructions
- 5.5 Rotate Instructions

## 5.1 Data-Transfer Instructions

- The data-transfer functions provide the ability to move data either between its internal registers or between an internal register and a storage location in memory.
- The data-transfer functions include
  - MOV (Move byte or word)
  - XCHG (Exchange byte or word)
  - XLAT (Translate byte)
  - LEA (Load effective address)
  - LDS (Load data segment)
  - LES (Load extra segment)

The MOVE Instruction

Mnemonic	Meaning	Format	Operation	Flags affected
MOV	Move	MOV D,S	(S) → (D)	None

(a)

Destination	Source
Memory	Accumulator
Accumulator	Memory
Register	Register
Register	Memory
Memory	Register
Register	Immediate
Memory	Immediate
Seg-reg	Reg16
Seg-reg	Mem16
Reg16	Seg-reg
Memory	Seg-reg

(Ь)

Allowed operands for MOV instruction

- Used to move (copy) data between:
  - Registers
  - Register and memory
  - Immediate operand to a register or memory
- General format:

#### MOV D,S

- Operation: Copies the content of the source to the destination  $(S) \rightarrow (D)$
- Source contents unchanged
- Flags unaffected
- Allowed operands
- Register
- Memory

Accumulator (AH,AL,AX)

Immediate operand (Source only)

Segment register (Seg-reg)

• Examples:

MOV [SUM],AX

 $(AL) \rightarrow (address SUM)$ 

(AH)  $\rightarrow$  (address SUM+1)

CPE 0408330

# The MOVE Instruction e.g. MOV DX, CS MOV [SUM], AX

Note that the MOV instruction cannot transfer data directly between external memory.



**Before execution** 

(c)

Instruction

content

#### MOV DX, CS

• State after execution CS:IP = 0100:0102 = 01102H  $01002H \rightarrow points to next$ sequential instruction (CS) = 0100H  $(DX) = 0100H \rightarrow Value in CS$ copied into DX Value in CS unchanged



#### After execution

(d)

► EXAMPLE

What is the effect of executing the instruction MOV CX, [SOURCE\_MEM] Where SOURCE\_MEM equal to 20<sub>16</sub> is a memory location offset relative to the current data segment starting at 1A00<sub>16</sub>.

• Solution:

#### $((DS)0+20_{16}) \rightarrow (CL)$ $((DS)0+20_{16}+1_{16}) \rightarrow (CH)$

Therefore CL is loaded with the contents held at memory address

 $1A000_{16} + 20_{16} = 1A020_{16}$ 

and CH is loaded with the contents of memory address  $1A000_{16} + 20_{16} + 1_{16} = 1A021_{16}$ 

EXAMPLE

Use the DEBUG to verify

MOV CX,[20] DS = 1A00, (DS:20) = AA55H  $(1A00:20) \rightarrow (CX)$ 

Solution:

CONSOLE MODE	- debug	_ 🗆 ×
-R AX=0000 BX=0000 DS=0B35 ES=0B35 0B35:0100 E375 -a	CX=0000 DX=0000 SP=FFEE SS=0B35 CS=0B35 IP=0100 JCXZ 0177	BP=0000 SI=0000 DI=0000 NV UP EI PL NZ NA PO NC
OB35:0100 MOV CX, OB35:0104 -R DS DS OB35 :1A00 -E 20 55 AA -T	[20]	
AX=0000 BX=0000 DS=1A00 ES=0B35 0B35:0104 A0D396 -	CX=AA55 DX=0000 SP=FFEE SS=0B35 CS=0B35 IP=0104 MOV AL,[96D3]	BP=0000 SI=0000 DI=0000 NV UP EI PL NZ NA PO NC DS:96D3=00
1		

### 5.1 Data-Transfer Instructions -Move Instruction DS,ES to 2000H

• Example—Initialization of internal registers with immediate data and address information

• DS, ES, and SS registers initialized from immediate data via AX

 $\mathsf{IMM16} \rightarrow (\mathsf{AX})$ 

```
(AX) \rightarrow (DS) \& (ES) = 2000H
```

```
IMM16 \rightarrow (AX)
```

```
(AX) \rightarrow (SS) = 3000H
```

Data registers initialized

```
\mathsf{IMM16} \rightarrow (\mathsf{AX}) = 0000\mathsf{H}
```

```
(AX) \rightarrow (BX) = 0000H
```

```
IMM16 \rightarrow (CX) = 000AH and (DX) = 0100H
```

Index register initialized from immediate operations

IMM16  $\rightarrow$  (SI) = 0200H and (DI) = 0300H

DS,ES to 2000H SS to 3000H AX, BX to 0H

CX to 0A

SI to 200

DI to 300

CE

MOV AX,2000H MOV DS, AX MOV ES, AX MOV AX,3000H MOV SS,AX MOV AX.0H MOV BX,AX MOV CX,0AH MOV DX,100H MOV SI,200H MOV DI,300H

Mnemonic	Meaning	Format	Operation	Flags affected
XCHG	Exchange	XCHG D,S	(D) ↔ (S)	None



Allowed operands for XCHG instruction

• Used to exchange the data between two data registers or a data register and memory

• General format:

#### XCHG D,S

- Operation: Swaps the content of the source and destination
- Both source and destination change (S)  $\rightarrow$  (D)
- $(\mathsf{D}) \not \to (\mathsf{S})$
- Flags unaffected
- Special accumulator destination version executes faster
- Examples:

#### XCHG AX,DX

(Original value in AX)  $\rightarrow$  (DX) (Original value in DX)  $\rightarrow$  (AX)

XCHG [SUM],BX Note: SUM = 1234

Source = BX  $\rightarrow$  word data Destination = memory offset SUM  $\rightarrow$  word data Operation: (SUM)  $\rightarrow$  (BX)  $(BX) \rightarrow (SUM)$ What is the general logical address of the destination operand? State before fetch and execution CS:IP = 1100:0101 = 11101HMove instruction code = 871E3412H(01104H,01103H) = 1234H = SUM(DS) = 1200H(BX) = 11AA(DS:SUM) = (1200:1234) = 00FFH



Before execution

#### XCHG [SUM],BX

- State after execution
   CS:IP = 1100:0105 = 11105H
   11005H → points to next
   sequential instruction
   Register updated
- Register updated (BX) = 00FFH
- Memory updated (1200:1234) = AAH
- (1200:1235) = 11H



• EXAMPLE

Use the DEBUG to verify the previous example.

• Solution:

CONSOLE MODE - DEBUG	- 0 :	×
	FFF	
		1

# 5.1 Data-Transfer Instructions Exchange Instruction Solution (cont'd):

CONSOLE MODE	- 🗆 ×
- -R AX=0000 BX=11AA CX=0000 DX=0000 SP=FFEE DS=1200 ES=0B35 SS=0B35 CS=1100 IP=0101 1100:0101 871E3412 XCHG BX,[1234] -E 1234 FF 00 -U 101 104 1100:0101 871E3412 XCHG BX,[1234] -T	A BP=0000 SI=0000 DI=0000 NV UP EI PL NZ NA PO NC DS:1234=11AA
AX=0000 BX=00FF CX=0000 DX=0000 SP=FFEE DS=1200 ES=0B35 SS=0B35 CS=1100 IP=0105 1100:0105 0000 ADD [BX+SI],AL -D 1234 1235 1200:1230 AA 11 -Q	BP=0000 SI=0000 DI=0000 NV UP EI PL NZ NA PO NC DS:00FF=00 
C:\>	<b>•</b>

#### 5.1 Data-Transfer Instructions -Translate Instruction

#### The XLAT Instruction

Mnemonic	Meaning	Format	Operation	Flags affected
XLAT	Translate	XLAT	$((AL)+(BX)+(DS)0) \rightarrow (AL)$	None

Translate instruction

• Used to look up a byte-wide value in a table in memory and copy that value in the AL register

• General format:

#### XLAT

 Operation: Copies the content of the element pointed to in the source table in memory to the AL register

 $((AL)+(BX) + (DS)0) \rightarrow (AL)$ 

Where:

(DS)0 = Points to the active data segment

(BX) = Offset to the first element in the table

(AL) = Displacement to the element of the table that is to be accessed\*

\*8-bit value limits table size to 256 elements

### 5.1 Data-Transfer Instructions -Translate Instruction

- Application: ASCII to EBCDIC Translation
- Fixed EBCDIC table coded into memory starting at offset in BX
- Individual EBCDIC codes placed in table at displacement (AL) equal to the value of their equivalent ASCII character
- A = 41H in ASCII, A = C1H in EBCDIC
- Place the value C1H in memory at address (41H+(BX) + (DS)0), etc.

• Example

XLAT

- (DS) = 0300H
- (BX) = 0100H

 $(AL) = 3FH \rightarrow 6FH = ?$  (Question mark)



#### • The LEA, LDS, and LES Instructions

Mnemonic	Meaning	Format	Operation	Flags affected
LEA	Load effective address	LEA Reg16,EA	EA → (Reg16)	None
LDS	Load register and DS	LDS Reg16,Mem32	(Mem32) → (Reg16) (Mem32+2) → (DS)	None
LES	Load register and ES	LES Reg16,Mem32	(Mem32) → (Reg16) (Mem32+2) → (ES)	None

(a)

- Load effective address instruction
  - Used to load an address pointer offset from memory into a register.
  - General format:

#### LEA Reg16,EA

• Operation:

 $EA \rightarrow (Reg16)$ 

- Source unaffected:
- Flags unaffected

Mnemonic	Meaning	Format	Operation	Flags affected
LEA	Load effective address	LEA Reg16,EA	EA → (Reg16)	None
LDS	Load register and DS	LDS Reg16,Mem32	(Mem32) → (Reg16) (Mem32+2) → (DS)	None
LES	Load register and ES	LES Reg16,Mem32	(Mem32) → (Reg16) (Mem32+2) → (ES)	None

(a)

#### Load full pointer

- Used to load a full address pointer from memory into a segment register and a register
- Segment base address
- Offset
- $\boldsymbol{\cdot}$  General format and operation for LDS
  - LDS Reg16,EA
    - $(EA) \rightarrow (Reg16)$
    - $(EA+2) \rightarrow (DS)$
- LES operates the same, except initializes ES

• Example

LDS SI,[200H]

Source = pointer to DS:200H $\rightarrow$  32 bits Destination = SI  $\rightarrow$  word pointer offset  $DS \rightarrow word pointer SBA$ Operation: (DS:200H)  $\rightarrow$  (SI)  $(DS:202H) \rightarrow (DS)$  State before fetch and execution CS:IP = 1100:0100 = 11100HLDS instruction code = C5360002H(11102H, 11103H) = (EA) = 0200H(DS) = 1200H $(SI) = XXXX \rightarrow don't care state$ (DS:EA) = 12200H = 0020H = Offset(DS:EA+2) = 12202H = 1300H = SBA



Before execution

• Example

• State after execution CS:IP = 1100:0104 = 11104H  $01004H \rightarrow points to next$ sequential instruction  $(DS) = 1300H \rightarrow defines a new$ data segment  $(SI) = 0020H \rightarrow defines new$ offset into DS



After execution

EXAMPLE

Verify the following instruction using DEBUG program. LDS SI, [200H]

Solution:

CONSOLE MODE - DEBUG			- 🗆 ×
C:\>DEBUG -R IP IP 0100			<b>•</b>
: -R_CS CS_0B37			
:1100 -R DS DS 0837			
:1200 -R SI			
SI 0000 : -A CS:100			
1100:0100 LDS SI, [200] 1100:0104 -E 200 20 00 00 13			
		PP 0000 67 0000	PT 0000
AX=0000 BX=0000 CX=000 DS=1300 ES=0B37 SS=0B3 1100:0104 0000	D DX=0000 SP=FFEE 7 CS=1100 IP=0104 ADD [BX+SI],AL	BP=0000 SI=0020 NV UP EI PL NZ NA	DI=0000 PO NC DS:0020=00
1			

EXAMPLE

Initializing the internal registers of the 8088 from a table



## 5.2 Arithmetic Instructions

#### The arithmetic instructions include

- Addition
- Subtraction
- Multiplication
- Division

#### Data formats

- Unsigned binary bytes
- Signed binary bytes
- Unsigned binary words
- Signed binary words
- Unpacked decimal bytes
- Packed decimal bytes
- ASCII numbers

## **BCD and ASCII Arithmetic:** The microprocessor allows arithmetic manipulation of both BCD (Binary Coded Decimal) and ASCII data.
# ASCII and BCD

- ASCII representation
  - \* Numbers are stored as a string of ASCII characters
    - » Example: 1234 is stored as 31 32 33 34H
      - ASCII Code for 0,1, ...,9: 30H, 31H, ..., 39H
- BCD representation
- \* Unpacked BCD
  - » Example: 1234 is stored as 01 02 03 04H
    - Additional byte is used for sign
      - → Sign byte: 00H for + and 80H for -
- \* Packed BCD
  - » Saves space by packing two digits into a byte - Example: 1234 is stored as 12 34H

#### Note: ASCII = Unpacked + 30H

#### Processing ASCII Numbers

- 8086 provides four instructions
  - aaa ASCII adjust after addition
  - aas ASCII adjust after subtraction
  - aam ASCII adjust after multiplication
  - **aad** ASCII adjust before division
  - \* These instructions do not take any operands » Operand is assumed to be in AL

#### Processing Packed BCD Numbers

- Two instructions to process packed BCD numbers daa – Decimal adjust after addition • Used after add or adc instruction
  - das Decimal adjust after subtraction
    - →Used after **sub** or **sbb** instruction
  - \* No support for multiplication or division
    - » For these operations
      - Unpack the numbers
      - Perform the operation
      - Repack them

# **ASCCI Adjustment Instructions**

- Arithmetic operations are performed on numbers expressed in ASCII format, but we want the final result in decimal. (this saves conversions!)
  - Result must be in AL
- After the arithmetic operation, an adjustment must be performed on the result to convert it to the equivalent decimal result.
- This is main principle for all ASCCI adjust operations.

Mnemonic	Meaning	Format	Operation	Flags Affected
ADD	Addition	ADD D, S	$(S) + (D) \rightarrow (D)$ Carry $\rightarrow (CF)$	OF, SF, ZF, AF, PF, CF
ADC	Add with carry	ADC D, S	$(S) + (D) + (CF) \rightarrow (D)$ Carry $\rightarrow (CF)$	OF, SF, ZF, AF, PF, CF
INC	Increment by 1	INC D	$(D) + 1 \rightarrow (D)$	OF, SF, ZF, AF, PF
AAA	ASCII adjust for addition	AAA		AF, CF OF, SF, ZF, PF undefined
DAA	Decimal adjust for addition	DAA		SF, ZF, AF, PF, CF, OF, undefined

Source Register Memory Register Immediate

(a)



(a) Addition Instructions. (b) Allowed operands for ADD and ADC (c) Allowed operands for INC

- Variety of arithmetic instruction provided to support integer addition—core instructions are
  - $ADD \rightarrow Addition$ 0
  - ADC  $\rightarrow$  Add with carry 0
  - $INC \rightarrow Increment$ 0
- Addition Instruction—ADD
  - ADD format and operation:

#### ADD D.S

 $(S) + (D) \rightarrow (D)$ 

Add values in two registers 0

ADD AX, BX

 $(AX) + (BX) \rightarrow (AX)$ 

• Add a value in memory and a value in a register

ADD [DI],AX

 $(DS:DI) + (AX) \rightarrow (DS:DI)$ 

Add an immediate operand to a value in a 0 register or memory

**ADD AX,100H** 

 $(AX) + IMM16 \rightarrow (AX)$ 

- Flags updated based on result
  - CF, OF, SF, ZF, AF, PF

CPE 0408330

#### • EXAMPLE

Assume that the AX and BX registers contain 110016 and 0ABC16, respectively. What is the result of executing the instruction ADD AX, BX?

Solution:

 $(BX)+(AX) = 0ABC_{16} + 1100_{16}=1BBC_{16}$ The sum ends up in destination register AX. That is

> $(AX) = 1BBC_{16}$ CF = 0





#### Before execution

# 5.2 Arithmetic Instructions – Addition

#### Instructions

- State after execution
   CS:IP = 1100:0102 = 11102H
   11102H → points to next sequential instruction
- $\boldsymbol{\cdot}$  Operation performed
- $(AX) + (BX) \rightarrow (AX)$
- $(1100H) + (0ABCH) \rightarrow 1BBCH$
- (AX) = 1BBCH
- $= 00011011 \underline{10111100}_2$
- (BX) = unchanged
- Impact on flags
- CF = 0 (no carry resulted)
- ZF = 0 (not zero)
- SF = 0 (positive)
- PF = 0 (odd parity)—parity flag is only based on the bits of the least significant byte



#### After execution

► EXAMPLE

Verify the previous example using DEBUG program.

Solution:



#### • EXAMPLE

The original contents of AX, BL, word-size memory location SUM, and carry flag (CF) are 123416, AB16, 00CD16, and 016, respectively. Describe the results of executing the following sequence of instruction?

> ADD AX, [SUM] ADC BL, 05H INC WORD PTR [SUM]

Solution:

 $(AX) \leftarrow (AX) + (SUM) = 123416 + 00CD16 = 130116$  $(BL) \leftarrow (BL) + imm8 + (CF) = AB16 + 516 + 016 = B016$  $(SUM) \leftarrow (SUM) + 116 = 00CD16 + 116 = 00CE16$ 

EXAMPLE

What is the result of executing the following instruction sequence?

```
ADD AL, BL
```

AAA

Assuming that AL contains 3216 (ASCII code for 2) and BL contains 3416 (ASCII code 4), and that AH has been cleared.

Solution:

 $(AL) \leftarrow (AL) + (BL) = 32_{16} + 34_{16} = 66_{16}$ 

The result after the AAA instruction is

 $(AL) = 06_{16}$  $(AH) = 00_{16}$ 

with both AF and CF remain cleared

**Important:** Any adjustment operation will be performed on AL therefore the result must be always placed in AL before executing the adjustment operation

## ASCII Adjustment after ADD AAA Examples

Code	Registers	If low nibble of AL <= 9
MOV AL, '2'	AL = 32H	<ul> <li>Clear the high nibble of AL</li> </ul>
MOV BL, '3'	BL = 33H	• AF = 0
ADD AL, BL	AL = 65H	• CF = 0
AAA	AL = 05	

				If In
Code		Registers		
MOV	AL, '5'	AL = 35H		
MOV	BL, '6'	BL = 36H		• A
ADD	AL, BL	AL = 6BH		• A
AAA		AX = 01H	AL=01H	• C

If low nibble of $AL > 9$ or $AF = 1$		
Clear the high nibble of AL		
• $AL = A$	\L + 6	
• AH = A	\H + 1	
• AF = 1		
• CF = 1		

Code	Registers	
MOV AL, '9'	AL = 39H	(
MOV BL, '9'	BL = 39H	•
ADD AL, BL	AL = 72H	•
AAA	AX = 01H AL=08H	•

If low nibble of AL > 9 or AF = 1
Clear the high nibble of AL
AL = AL + 6
AH = AH + 1
AF = 1
CF = 1

EXAMPLE

Perform a 32-bit binary add operation on the contents of the processor's register.

Solution:

 $(DX,CX) \leftarrow (DX,CX) + (BX,AX)$  $(DX,CX) = FEDCBA98_{16}$  $(BX,AX) = 01234567_{16}$ 

MOV DX, FEDCH MOV CX, BA98H MOV BX, 0123H MOV AX, 4567H ADD CX, AX ADC DX, BX

; Add with carry

## 5.2 Arithmetic Instructions -Subtraction Instructions

Mnemonic	Meaning	Format	Operation	Flags affected
SUB	Subtract	SUB D,S	$(D) - (S) \rightarrow (D)$ Borrow $\rightarrow (CF)$	OF, SF, ZF, AF, PF, CF
SBB	Subtract with borrow	SBB D,S	$(D) - (S) - (CF) \rightarrow (D)$	OF, SF, ZF, AF, PF, CF
DEC	Decrement by 1	DEC D	(D) - 1 → (D)	OF, SF, ZF, AF, PF
NEG	Negate	NEG D	$\begin{array}{c} 0 - (D) \rightarrow (D) \\ 1 \rightarrow (CF) \end{array}$	OF, SF, ZF, AF, PF, CF
DAS	Decimal adjust for subtraction	DAS		SF, ZF, AF, PF, CF OF undefined
AAS	ASCII adjust for subtraction	AAS		AF, CF OF, SF, ZF, PF undefined

(a)



(a) Subtraction Instructions. (b) Allowed operands for SUB and SBB (c) Allowed operands for DEC (d) Allowed operands for NEG

- Variety of arithmetic instruction provided to support integer subtraction—core instructions are
  - SUB  $\rightarrow$  Subtract
  - $\cdot$  SBB  $\rightarrow$  Subtract with borrow
  - DEC  $\rightarrow$  Decrement
  - NEG  $\rightarrow$  Negative

## 5.2 Arithmetic Instructions – Subtraction Instructions

Mnemonic	Meaning	Format	Operation	Flags affected
SUB	Subtract	SUB D,S	$(D) - (S) \rightarrow (D)$ Borrow $\rightarrow (CF)$	OF, SF, ZF, AF, PF, CF
SBB	Subtract with borrow	SBB D,S	$(D) - (S) - (CF) \rightarrow (D)$	OF, SF, ZF, AF, PF, CF
DEC	Decrement by 1	DEC D	(D) - 1 → (D)	OF, SF, ZF, AF, PF
NEG	Negate	NEG D	$0 - (D) \rightarrow (D)$ 1 \rightarrow (CF)	OF, SF, ZF, AF, PF, CF
DAS	Decimal adjust for subtraction	DAS		SF, ZF, AF, PF, CF OF undefined
AAS	ASCII adjust for subtraction	AAS		AF, CF OF, SF, ZF, PF undefined

(a)



(a) Subtraction Instructions. (b) Allowed operands for SUB and SBB (c) Allowed operands for DEC (d) Allowed operands for NEG

- Subtract Instruction—SUB
  - SUB format and operation: SUB D,S

 $(\mathsf{D}) - (\mathsf{S}) \rightarrow (\mathsf{D})$ 

Subtract values in two registers
 SUB AX,BX
 (AX) - (BX) → (AX)

Subtract a value in memory and a value in a register

SUB [DI],AX

 $(DS:DI) - (AX) \rightarrow (DS:DI)$ 

 Subtract an immediate operand from a value in a register or memory

#### SUB AX,100H

 $(AX) - IMM16 \rightarrow (AX)$ 

- Flags updated based on result
  - CF, OF, SF, ZF, AF, PF CPE 0408330

## 5.2 Arithmetic Instructions -Subtraction Instructions

-	CONSOLE MODE - DEBUG	-
- R B:12 -R C:01 -R -A 0B3 -R -R 0B3	BX 0000 234 CX 0000 123 F UP EI PL NZ NA PO NC - 37:0100 SBB BX,CX 37:0102	
AX= DS= 0B3 -T	=0000 BX=1234 CX=0123 DX=0000 SP=FFEE BP=0000 SI=0000 DI=0000 =0B37 ES=0B37 SS=0B37 CS=0B37 IP=0100 NV UP EI PL NZ NA PO NC 37:0100 19CB SBB BX,CX	
AX= DS= OB3	=0000 BX=1111 CX=0123 DX=0000 SP=FFEE BP=0000 SI=0000 DI=0000 =0B37 ES=0B37 SS=0B37 CS=0B37 IP=0102 NV UP EI PL NZ NA PE NC 37:0102 01ACEB78 ADD [SI+78EB],BP DS:78EB=0	00

If we execute instead: SBB CX, BX The result will be: CX= EEEF CF=1SF=1 PF=0



- Subtract with borrow instruction—SBB
  - SBB format and operation: 0 SBB D,S

 $(D) - (S) - (CF) \rightarrow (D)$ 

- Used for extended subtractions
- Subtracts two registers and carry (borrow)

SBB AX, BX

#### Example: 0

SBB BX,CX (BX) = 1234H(CX) = 0123H(CF) = 0 $(BX) - (CX) - (CF) \rightarrow (BX)$ 1234H - 0123H - 0H =(BX) = 1111H• What about CF? CF=0

CPE 0408330

# 5.2 Arithmetic Instructions -

## Subtraction Instructions

# Negate instruction—NEG (2's complement)

<ul> <li>NEG format and operat</li> </ul>	CONSOLE MODE	
NEG D	- -R BX BX 0000	^
$(0) - (D) \rightarrow (D)$	:3A -A	
$(1) \rightarrow (CF)$	OB37:0100 NEG BX OB37:0102	
<ul> <li>Example:</li> </ul>	-R BX BX 003A	
NEG BX	; -U 100 101 0B37:0100 E7DB NEG BX	
(BX) =003AH	-T	
$(0) - (BX) \rightarrow (BX)$	AX=0000 BX=FFC6 CX=0000 DX=0000 SP=FFEE BP=0000 SI=0000 DI=0000 DS=0B37 ES=0B37 SS=0B37 CS=0B37 IP=0102 NV UP EI NG NZ AC PE CY	
0000H - 003AH=	OB37:0102 01ACEB78 ADD [SI+78EB],BP DS:78EB=000 -Q	00
0000H + FFC6H (2's	K	•
complement) = FFC6H		
(BX) =FFC6H ; CF	=1	

Since no carry is generated in this add operation, the carry flag is complemented to give CF = 1.

## 5.2 Arithmetic Instructions – Subtraction Instructions

C:\DOS>DEBUG -R BX BX 0000 :3A -A	
1342:0100 NEG BX 1342:0102 -R BX BX 003A	and the second secon
: -U 100 101 1342:0100 F7DB -T	NEG BX
AX=0000 BX=FFC6 DS=1342 ES=1342 1342:0102 B98AFF -0	CX=0000 DX=0000 SP=FFEE BF=0000 SI=0000 DI=0000 SS=1342 CS=1342 IP=0102 NV UP EI NG NZ AC PE CY MOV CX,FF8A
C:\DOS>	

(a) A set of the se

- Decrement instruction— DEC
  - DEC format and operation
     DEC D

 $(\mathsf{D}) - 1 \rightarrow (\mathsf{D})$ 

- Used to decrement pointer addresses
  - Example
    DEC SI
    (SI) = 0FFFH
    (SI) 1 → SI
    0FFFH 1 = 0FFEH
    (SI) = 0FFEH

## ASCII Adjustment after SUB: AAS Examples

Code	Registers
MOV AL, '3'	AL = 33H
MOV BL, '2'	BL = 32H
SUB AL, BL	AL = 01H
AAS	AL = 01

If low nibble of AL <= 9

 Clear the high nibble of AL (no need)

Code	Registers
MOV AL, '1'	AL = 31H
MOV BL, '9'	BL = 39H
SUB AL, BL	AH= 0 AL=F8H
AAS	AH = FFH  AL=02H Answer= -(10)+2=-8

if	low nibble of AL > 9 or AF = 1				
С	Clear the high nibble of AL				
•	AL = AL - 6				
•	AH = AH - 1				
•	AF = 1				
•	CF = 1				

Code	Registers
MOV AL, '2'	AL = 32H
MOV BL, '3'	BL = 33H
SUB AL, BL	AH= 0 AL=FFH
AAS	AH = FFH $AL=09HAnswer= -(10)+9=-1$

if low nibble of AL > 9 or AF = 1
Clear the high nibble of AL
AL = AL - 6
AH = AH - 1
AF = 1
CF = 1

## 5.2 Arithmetic Instructions -Subtraction Instructions

► EXAMPLE

Perform a 32-bit binary subtraction for variable X and Y.

Solution:

MOV SI, 200H ; Initialize pointer for X MOV DI, 100H ; Initialize pointer for Y MOV AX, [SI] ; Subtract LS words SUB AX, [DI] MOV [SI],AX ; Save the LS word of result MOV AX, [SI]+2 ; Subtract MS words SBB AX, [DI]+2 MOV [SI]+2, AX ; Save the MS word of result

Mnemonic	Meaning	Format	Operation	Flags Affected
MUL	Multiply (unsigned)	MULS	$(AL) \cdot (S8) \rightarrow (AX)$ $(AX) \cdot (S16) \rightarrow (DX), (AX)$	OF, CF SF, ZF, AF, PF undefined
DIV	Division (unsigned)	DIV S	(1) $Q((AX)/(S8)) \rightarrow (AL)$ $R((AX)/(S8)) \rightarrow (AH)$	OF, SF, ZF, AF, PF, CF undefined
			(2) $Q((DX,AX)/(S16)) \rightarrow (AX)$ $R((DX,AX)/(S16)) \rightarrow (DX)$ If Q is FF <sub>16</sub> in case (1) or FFFF <sub>16</sub> in case (2), then type 0 interrupt occurs	
IMUL	Integer multiply (signed)	IMUL S	$(AL) \cdot (S8) \rightarrow (AX)$ $(AX) \cdot (S16) \rightarrow (DX), (AX)$	OF, CF SF, ZF, AF, PF undefined
IDIV	Integer divide (signed)	IDIV S	(1) $Q((AX)/(S8)) \rightarrow (AL)$ $R((AX)/(S8)) \rightarrow (AH)$	OF, SF, ZF, AF, PF, CF undefined
			(2) $Q((DX,AX)/(S16)) \rightarrow (AX)$ $R((DX,AX)/(S16)) \rightarrow (DX)$ If Q is positive and exceeds 7FFF <sub>16</sub> or if Q is negative and becomes less than 8001 <sub>16</sub> , then type 0 interupt occurs	Х Х
AAM	Adjust AL for	AAM	$Q((AL)/10) \rightarrow (AH)$	SF, ZF, PF
	multiplication		$R((AL)/10) \to (AL)$	OF, AF,CF undefined
AAD	Adjust AX for division	AAD	$(AH) \cdot 10 + (AL) \rightarrow (AL)$ $00 \rightarrow (AH)$	SF, ZF, PF OF, AF, CF undefined
CBW	Convert byte to word	CBW	(MSB of AL) $\rightarrow$ (All bits of AH)	None
CWD	Convert word to double word	CWD	(MSB of AX) $\rightarrow$ (All bits of DX)	None

(a)

Source Reg8 Reg16 Mem8 Mem16

(a) Multiplication and Division<sup>(b)</sup>Instructions. (b) Allowed operands

#### Integer multiply instructions— MUL and IMUL

- Multiply two unsigned or signed byte or word operands
- General format and operation
  - MUL S = Unsigned integer multiply
  - IMUL S = Signed integer multiply (AL) X (S8)  $\rightarrow$  (AX)

product gives 16 bit result

 $(AX) \times (S16) \rightarrow (DX), (AX)$ 

16- bit product gives 32 bit result

- Source operand (S) can be an 8-bit or 16-bit value in a register or memory
- AX assumed to be destination for 16 bit result
- DX,AX assumed destination for 32 bit result
- Only CF and OF flags updated; other undefined

#### • EXAMPLE

The 2's-complement signed data contents of AL are -1 and that of CL are -2. What result is produced in AX by executing the following instruction?

and

Solution:

(AL) = -1 (as 2's complement) = 1111111112 = FF16 (CL) = -2 (as 2's complement) = 1111111102 = FE16 Executing the MUL instruction gives

(AX) =

MUL CL

111111112x11111102=11111101000000102=FD0216 Executing the IMUL instruction gives

 $(AX) = -1_{16} \times -2_{16} = 2_{16} = 0002_{16}$ 

If the operation is MUL CX → multiply CX by AX and store the higher order word of the result in DX and the low order word of the result in AX

IMUL CL

#### In general:

- 1- The multiplication may take one of two forms
- Multiply AL by 8-bit operand  $\rightarrow$  result will be 16-bit saved in AX.
- Multiply AX by 16-bit operand  $\rightarrow$  result will be 32 but saved in DX,AX.
- 2- To perform unsigned multiplication convert the two numbers into binary and perform the multiplication.
- 3- To perform signed multiplication
- If both operands are positive or both are negative → ignore the sign and multiply the numbers normally
- If one operand is positive and the other is negative 
   multiply the
   numbers and perform 2's complement for the result

#### ► EXAMPLE

Verify the previous example using DEBUG program.

#### Solution:

CONSOLE MODE	- DEBUG		- 🗆 ×
- -R AX AX 0000 :FF -R CX CX 0000 :FE -A 0B35:0100 <u>MUL CL</u> 0B35:0102 -R AX AX 00FF : -R CX CX 00FE : -T			
AX=FD02 BX=0000 DS=0B35 ES=0B35 0B35:0102 1850A0	CX=00FE DX=0000 SS=0B35 CS=0B35 SBB [B]	SP=FFEE BP=0000 SI IP=0102 OV UP EI P X+SI-60],DL	=0000 DI=0000 PL NZ NA PO CY DS:FFA0=00

Mnemonic	Meaning	Format	Operation	Flags Affected
MUL	Multiply (unsigned)	MULS	$(AL) \cdot (S8) \rightarrow (AX)$ $(AX) \cdot (S16) \rightarrow (DX), (AX)$	OF, CF SF, ZF, AF, PF undefined
DIV	Division (unsigned)	DIV S	(1) $Q((AX)/(S8)) \rightarrow (AL)$ $R((AX)/(S8)) \rightarrow (AH)$	OF, SF, ZF, AF, PF, CF undefined
			(2) $Q((DX,AX)/(S16)) \rightarrow (AX)$ $R((DX,AX)/(S16)) \rightarrow (DX)$ If Q is FF <sub>16</sub> in case (1) or FFFF <sub>16</sub> in case (2), then type 0 interrupt occurs	
IMUL	Integer multiply (signed)	IMUL S	$(AL) \cdot (S8) \rightarrow (AX)$ $(AX) \cdot (S16) \rightarrow (DX), (AX)$	OF, CF SF, ZF, AF, PF undefined
IDIV	Integer divide (signed)	IDIV S	(1) $Q((AX)/(S8)) \rightarrow (AL)$ $R((AX)/(S8)) \rightarrow (AH)$	OF, SF, ZF, AF, PF, CF undefined
			(2) $Q((DX,AX)/(S16)) \rightarrow (AX)$ $R((DX,AX)/(S16)) \rightarrow (DX)$ If Q is positive and exceeds 7FFF <sub>16</sub> or if Q is negative and becomes less than $8001_{16}$ , then type 0 interupt occurs	2 
AAM	Adjust AL for	AAM	$Q((AL)/10) \rightarrow (AH)$	SF, ZF, PF
	multiplication		R((AL)/10) → (AL)	OF, AF, CF undefined
AAD	Adjust AX for division	AAD	$(AH) \cdot 10 + (AL) \rightarrow (AL)$ $00 \rightarrow (AH)$	SF, ZF, PF OF, AF, CF undefined
CBW	Convert byte to word	CBW	(MSB of AL) $\rightarrow$ (All bits of AH)	None
CWD	Convert word to double word	CWD	(MSB of AX) $\rightarrow$ (All bits of DX)	None

(a)

Source Reg8 Reg16 Mem8 Mem16

(a) Multiplication and Division<sup>(b)</sup>Instructions. (b) Allowed operands

## Integer divide instructions—DIV and IDIV

- Divide unsigned– DIV S
- Operations:

#### $(AX) / (S8) \rightarrow (AL) =$ quotient (AH) = remainder

- 16 bit dividend in AX divided by 8-bit divisor in a register or memory,
- Quotient of result produced in AL
- Remainder of result produced in AH

#### $(DX,AX) / (S16) \rightarrow (AX) =$ quotient (DX) = remainder

- 32 bit dividend in DX,AX divided by 16bit divisor in a register or memory
- Quotient of result produced in AX
- Remainder of result produced in DX
- Divide error (Type 0) interrupt may occur.

# **Division Examples**

UNSINGED DIV	Registers (in Hex)
MOV AX, 14	AH = 00  ,  AL = 0E
MOV BL, 3	BL = 03
DIV BL	AH = 02 , AL =04
MOV AX, 14	AH = 00  ,  AL = 0E
MOV BL, -3	BL = FD
DIV BL	Operation = $14/253$ AH = 0E, AL = 00
MOV AX, -14	AH = FF , $AL = F2$
MOV BL, 3	BL = 03
DIV BL	Operation = 65522/3 ERROR : INTO (Divide overflow)
MOV AX, -14	AH = FF, $AL = F2$
MOV BL, -3	BL = FD
DIV BL	ERROR : INTO (Divide overflow)

SIGNED DIV	Registers (in Hex)
MOV AX, 14	AH = 00  ,  AL = 0E
MOV BL, 3	BL = 03
IDIV BL	AH = 02 , AL =04
MOV AX, 14	AH = 00 , AL =0E
MOV BL, -3	BL = FD
IDIV BL	AH = 02 , AL =FC
MOV AX, -14	AH = FF , $AL = F2$
MOV BL, 3	BL = 03
IDIV BL	AH =FE , AL =FC
MOV AX, -14	AH = FF , $AL = F2$
MOV BL, -3	BL = FD
IDIV BL	AH = FE , $AL = 04$

#### **SIGNED DIV:**

The sign for the remainder == sign of the dividend

## 5.2 Arithmetic Instructions – Convert Instructions

- Used to sign extension signed numbers for division
- Operations
  - CBW = convert byte to word

(MSB of AL)  $\rightarrow$  (all bits of AH)

- CWD = convert word to double word
- (MSB of AX)  $\rightarrow$  (all bits of DX)
- Application:
  - To divide two signed 8-bit numbers, the value of the dividend must be sign extended in AX
    - Load into AL
    - Use CBW to sign extend to 16 bits

#### In general:

- 1- The division may take one of two forms
- Divide AX by 8-bit operand → The division is performed between AX/8bit operand. AL will contain the quotient of the result and AH will contain the remainder of the result. IF quotient is FF then interrupt occurs.
- Divide DX,AX by 16-bit operand → The division is performed between DX,AX/16-bit operand. AX will contain the quotient of the result and DX will contain the remainder of the result. IF quotient is FFFF then interrupt occurs.
- 2- The way in which you perform either a singed or unsigned division is similar to the mechanism used in the multiplication instruction
- 3- The sign for the remainder is always similar to the sign of the dividend ex. -26 / 8  $\rightarrow$  Quotient=-3 and Remainder = -2

## 5.2 Arithmetic Instructions – Convert Instructions

	EXAMPLE
	What is the result of executing the following instructions?
	MOV AL, 0A1H
	CBW
	CWD
	Solution:
	$(AL) = A1_{16} = 10100001_2$
E>	xecuting the CBW instruction

(AH) = 111111112 = FF16 or (AX) = 11111111101000012 Executing CWD instruction, we get (DX) = 111111111111112 = FFFF16

That is,

 $(AX) = FFA1_{16} (DX) = FFFF_{16}$ 

C:\DOS>DEBUG A:EX -U 0 9 0D03:0000 1E 0D03:0001 B80000 0D03:0004 50 0D03:0005 B0A1 0D03:0007 98 0D03:0008 99 0D03:0009 CB -G 5	520.EXE PU MO PU MO CB CW RE	SH DS V AX, SH AX V AL, W D TF	0000 A1	
AX=0000 BX=0000 DS=0CF3 ES=0CF3 0D03:0005 B0A1 -T	CX=0000 SS=0D04 MO	DX=0000 CS=0D03 V AL,	SP=003C IP=0005 A1	BP=0000 SI=0000 DI=0000 NV UP EI PL NZ NA PO NC
AX=00A1 BX=0000 DS=0CF3 ES=0CF3 0D03:0007 98 -T	CX=0000 SS=0D04 CB	DX=0000 CS=0D03 W	SP=003C IP=0007	BP=0000 SI=0000 DI=0000 NV UP EI PL NZ NA PO NC
AX=FFA1 BX=0000 DS=0CF3 ES=0CF3 0D03:0008 99 -T	CX=0000 SS=0D04 CW	DX=0000 CS=0D03 D	SP=003C IP=0008	BP=0000 SI=0000 DI=0000 NV UP EI PL NZ NA PO NC
AX=FFA1 BX=0000 DS=0CF3 ES=0CF3 0D03:0009 CB -G	CX=0000 SS=0D04 RE	DX=FFFF CS=0D03 TF	SP=003C IP=0009	BP=0000 SI=0000 DI=0000 NV UP EI PL NZ NA PO NC
Program terminate -Q	d normall;	Y		
C:\DOS>				

(c)

## 5.3 Logic Instructions

Mnemonic	Meaning	Format	Operation	Flags Affected
AND	Logical AND	AND D,S	$(S) \cdot (D) \rightarrow (D)$	OF, SF, ZF, PF, CF
OR	Logical Inclusive-OR	OR D,S	$(\$) + (D) \rightarrow (D)$	OF, SF, ZF, PF, CF
XOR	Logical Exclusive-OR	XOR D,S	$(S) \oplus (D) \to (D)$	OF, SF, ZF, PF, CF AF undefined
NOT	Logical NOT	NOT D	(D) → (D)	None

(a)

Destination	Source	
Register	Register	
Register	Memory	
Memory Register Register Immediate	Register	Destinatio
Memory	Immediate	Register
Accumulator	Immediate	Memory
		(c)

(a) Logic Instructions. (b) Allowed operands for AND, OR, and XOR (c) Allowed operands for NOT

- Variety of logic instructions provided to support logical computations
  - AND  $\rightarrow$  Logical AND
  - OR  $\rightarrow$  Logical inclusive-OR
  - XOR  $\rightarrow$  Logical exclusive-OR
  - NOT  $\rightarrow$  Logical NOT

#### Logical AND Instruction—AND

• AND format and operation:

AND D,S

- (S) AND (D)  $\rightarrow$  (D)
- Logical AND of values in two registers

AND AX, BX

 $(AX) AND (BX) \rightarrow (AX)$ 

Logical AND of a value in memory and a value in a register

AND [DI],AX

(DS:DI) AND (AX)  $\rightarrow$  (DS:DI)

Logical AND of an immediate operand with a value in a register or memory

AND AX,100H

(AX) AND IMM16 □(AX)

- Flags updated based on result
  - CF, OF, SF, ZF, PF
  - AF undefined

CPE 0408330

## 5.3 Logic Instructions

EXAMPLE

Describe the results of executing the following instructions? MOV AL, 01010101B AND AL, 00011111B OR AL, 11000000B XOR AL, 00001111B NOT AL

Solution:

 $(AL)=010101012 \cdot 000111112=000101012=1516$ Executing the OR instruction, we get (AL)=000101012 + 11000002=110101012=D516Executing the XOR instruction, we get  $(AL)=110101012 \oplus 000011112=110110102=DA16$ Executing the NOT instruction, we get (AL)=(NOT)110110102=001001012=2516

## 5.3 Logic Instructions

#### • EXAMPLE

#### Verify the previous example using DEBUG program.

#### Solution:

C:\DOS>DEBUG  $-\mathbf{A}$ 1342:0100 MOV AL, 55 1342:0102 AND AL, 1F 1342:0104 OR AL.CO 1342:0106 XOR AL, OF 1342:0108 NOT AL 1342:010A  $-\mathbf{T}$ AX=0055 BX=0000 CX=0000 DX=0000 SP=FFEE BP=0000 SI=0000 DI=0000 DS=1342 ES=1342 SS=1342 CS=1342 IP=0102 NV UP EI PL NZ NA PO NC 1342:0102 241F AND AL,1F  $-\mathbf{T}$ AX=0015 BX=0000 CX=0000 DX=0000 SP=FFEE BP=0000 SI=0000 DI=0000 SS=1342 CS=1342 IP=0104 DS=1342 ES=1342 NV UP EI PL NZ NA PO NC 1342:0104 OCC0 OR AL.CO  $-\mathbf{T}$ AX=00D5 BX=0000 CX=0000 DX=0000 SP=FFEE BP=0000 SI=0000 DI=0000 DS=1342 ES=1342 SS=1342 CS=1342 NV UP EI NG NZ NA PO NC IP=0106 1342:0106 340F XOR AL, OF  $-\mathbf{T}$ AX=00DA BX=0000 CX=0000 DX=0000 BP=0000 SI=0000 DI=0000 SP=FFEE DS=1342 ES=1342 SS=1342 CS=1342 IP=0108 NV UP EI NG NZ NA PO NC NOT 1342:0108 F6D0 AL  $-\mathbf{T}$ AX=0025 BX=0000 CX=0000 DX=0000 BP=0000 SI=0000 DI=0000 SP=FFEE DS=1342 ES=1342 SS=1342 CS=1342 IP=010A NV UP EI NG NZ NA PO NC 1342:010A 2B04 DS:0000=20CD SUB AX, [SI] -Q

## 5.3 Logic Instructions – Mask Application

- Application Masking bits with the logic instructions
  - Mask—to clear a bit or bits of a byte or word to 0
    - AND operation can be used to perform the mask operation:
    - 1 AND  $0 \rightarrow 0$ ; 0 and  $0 \rightarrow 0$ 
      - bit or bits are masked by ANDing with 0
    - 1 AND 1  $\rightarrow$  1; 0 AND 1  $\rightarrow$  0
      - ANDing a bit or bits with 1 results in no change
  - Example: Masking the upper 12 bits of a value in a register

#### AND AX,000FH

# 5.3 Logic Instructions – Mask Application

- OR operation can be used to set a bit or bits of a byte or word to 1
  - X OR  $0 \rightarrow X$ ; result is unchanged
  - X or  $1 \rightarrow 1$ ; result is always 1
- Example: Setting a control flag in a byte memory location to 1 MOV AL,[CONTROL\_FLAGS] OR AL, 10H ; 00010000 sets fifth bit -b4 MOV [CONTROL\_FLAGS],AL
- Executing the above instructions, we get

 $(AL) = XXXXXXX_2 \text{ OR } 00010000_2 = XXX1XXXX_2$ 

## 5.4 Shift Instructions

Mnemonic	Meaning	Format	Operation	Flags Affected
SAL/SHL	Shift arithmetic left/shift logical left	SAL/SHL D,Count	Shift the (D) left by the number of bit positions equal to Count and fill the vacated bits positions on the right with zeros	CF, PF, SF, ZF AF undefined OF undefined if count ≠ 1
SHR	Shift logical right	SHR D,Count	Shift the (D) right by the number of bit positions equal to Count and fill the vacated bit positions on the left with zeros	CF, PF, SF, ZF AF undefined OF undefined if count ≠ 1
SAR	Shift arithmetic right	SAR D,Count	Shift the (D) right by the number of bit positions equal to Count and fill the vacated bit positions on the left with the original most significant bit	SF, ZF, PF, CF AF undefined OF undefined if count ≁1

(a)

Destination	Count
Register	1
Register	CL
Memory	1
Memory	CL

(b)

(a) Shift Instructions. (b) Allowed operands

#### Every shift operation is equivalent to :

- \* multiplication by 2 for Shift left
- \* dividing by 2 for Logical Shift right

# Variety of shift instructions provided

- SAL/SHL → Shift arithmetic left/shift logical left
- SHR  $\rightarrow$  Shift logical right
- SAR  $\rightarrow$  Shift arithmetic right
- Perform a variety of shift left and shift right operations on the bits of a destination data operand
- Basic shift instructions—SAL/SHL, SHR, SAR
  - Destination may be in either a register or a storage location in memory
  - Shift count may be:
    - l = one bit shift
    - CL = 1 to 255 bit shift
- Flags updated based on result
  - CF, SF, ZF, PF
  - AF undefined
  - OF undefined if Count  $\neq 1$

#### 5.4 Shift Instructions – Operation of the **SAL/SHL Instruction** Typical instruction—count of 1



(a)

- SHL AX,1
- **Before** execution

Dest = (AX) = 1234H

= 00010010001101002

Count = 1

CF = X

- Operation:
  - The value in all bits of AX are shifted left one bit position
  - Emptied LSB is filled with 0
  - Value shifted out of MSB goes to carry flag
- After execution

Dest = (AX) = 2468H

= 00100100011010002

CF = 0

- Conclusion:
  - MSB has been isolated in CF and can be acted upon by control flow instruction- conditional jump
  - Result has been multiplied by 2

# 5.4 Shift Instructions – Operation of the SHR Instruction



- Typical instruction—count in CL SHR AX,CL
- Before execution

Dest = (AX) = 1234H = 466010

- = 00010010001101002
- Count = (CL) = 02H

CF = X

- Operation:
  - The value in all bits of AX are shifted right two bit positions
  - Emptied MSBs are filled with 0s
  - Value shifted out of LSB goes to carry flag
- After execution

Dest = (AX) = 048DH = 116510

= 00000100100011012

 $CF\,=\,0$ 

- Conclusion
  - Bit 1 has been isolated in CF and can be acted upon by control flow instruction- conditional jump
  - Result has been divided by 4

#### 5.4 Shift Instructions – Operation of the Typical instruction—count in CL SAR Instruction SAR AX,CL



 Before execution—arithmetic implies signed numbers

Dest = (AX) = 091AH

$$= 00001001000110102 = +2330$$

Count = CL = 02H

$$CF = X$$

#### Operation:

- The value in all bits of AX are shifted right two bit positions
- Emptied MSB is filled with the value of the sign bit
- Values shifted out of LSB go to carry flag
- After execution

Dest = (AX) = 0246H

= 00000010010001102 = +582

CF = 1

- Conclusion
  - Bit 1 has been isolated in CF and can be acted upon by control flow instruction- conditional jump
  - Result has been signed extended
  - Result value has been divided by 4 and rounded to integer: 4 X +582 = +2328

CPE 0408330
# 5.4 Shift Instructions – Operation of the SAR Instruction

#### • EXAMPLE

Assume that CL contains 0216 and AX contains 091A16. Determine the new contents of AX and the carry flag after the instruction SAR AX, CL is executed.

• Solution:

Initial (AX)=00001001000110102 shift AX right twice: (AX)=<u>00</u>000010010001102=024616 and the carry flag is (CF)=12

# 5.4 Shift Instructions – Operation of the SAR Instruction

EXAMPLE

Verify the previous example using DEBUG program.

Solution:

CiX	CONSO	LE MODE -	- DEBUG				- 🗆 ×
- A OB: -RA: -RX: -RX: -RX: -RX: -RV -T	85:0104 AX FD02 01A CX 00FE F UP EI	PL NZ NA	CL PO CY -				
AX= DS= 0B3	=0246 =0B35 35:0104	BX=0000 ES=0B35 D3F8	CX=0002 SS=0B35 SA	DX=0000 CS=0B35 R AX,	SP=FFEE IP=0104 CL	BP=0000 SI=0000 DI=000 NV UP EI PL NZ NA PO CY	0
							▶ //

# 5.4 Shift Instructions – Operation of the SAR Instruction

• EXAMPLE

Isolate the bit B<sub>3</sub> of the byte at the offset address CONTROL\_FLAGS.

Solution:

MOV AL, [CONTROL\_FLAGS] MOV CL, 04H SHR AL, CL

Executing the instructions, we get (AL)=0000B7B6B5B4

and

(CF)=B<sub>3</sub>

## 5.5 Rotate Instructions

Mnemonic	Meaning	Format	Operation	Flags Affected
ROL	Rotate left	ROL D,Count	Rotate the (D) left by the number of bit positions equal to Count. Each bit shifted out from the leftmost bit goes back into the rightmost bit position.	CF OF undefined if count ≠1
ROR	Rotate right	ROR D,Count	Rotate the (D) right by the number of bit positions equal to Count. Each bit shifted out from the rightmost bit goes into the leftmost bit position.	CF OF undefined if count ≠ 1
RCL	Rotate left through carry	RCL D,Count	Same as ROL except carry is attached to (D) for rotation.	CF OF undefined if count ≠ 1
<b>Ř</b> CR	Rotate right through carry	RCR D,Count	Same as ROR except carry is attached to (D) for rotation.	CF OF undefined if count ≠ 1

(a)

Count
1
CL
1
CL

(b)

(a) Rotate Instructions. (b) Allowed operands

- Variety of rotate instructions provided:
  - ROL  $\rightarrow$  Rotate left
  - ROR  $\rightarrow$  Rotate right
  - RCL  $\rightarrow$  Rotate left through carry
  - RCR  $\rightarrow$  Rotate right through carry
- Perform a variety of rotate left and rotate right operations on the bits of a destination data operand
  - Overview of function
  - Destination may be in either a register or a storage location in memory
  - Rotate count may be:
    - l = one bit rotate
    - CL = 1 to 255 bit rotate
  - Flags updated based on result
    - CF
    - OF undefined if Count ≠ 1
- Used to rearrange information

CPE 0408330

## 5.5 Rotate Instructions – Operation of the **ROL Instruction**





#### Typical instruction—count of 1

#### ROL AX,1

Before execution

Dest = (AX) = 1234H

 $= 0001 \ 0010 \ 0011 \ 01002$ 

$$Count = 1$$

CF = 0

- Operation
  - The value in all bits of AX are shifted left 0 one bit position
  - Value rotated out of the MSB is reloaded at 0 I SB
  - Value rotated out of MSB is copied to carry flag
- After execution

Dest = (AX) = 2468H

= 0010 0100 0110 10002

CF = 0

## **5.5 Rotate Instructions – Operation of the ROR Instruction •** Typical instruction—count in C



- Typical instruction—count in CL ROR AX,CL
- Before execution
  - Dest = (AX) = 1234H
    - = 00010010001101002
  - Count = 04H

 $CF\,=\,0$ 

- Operation
  - The value in all bits of AX are rotated right four bit positions
  - Values rotated out of the LSB are reloaded at MSB
  - Values rotated out of MSB copied to carry flag
- After execution
  - Dest = (AX) = 4123H
    - = 01000001001000112

CF = 0

- Conclusion:
  - Note that the position of hex characters in AX have be rearranged

CPE 0408330

# 5.5 Rotate Instructions – Operation of the RCL Instruction



#### Typical instruction—count in CL RCL BX,CL

#### Before execution

Dest = (BX) = 1234H

= 00010010001101002

Count = (CL) = 04H

 $CF\,=\,0$ 

- Operation
  - The value in all bits of AX are rotated left four bit positions
  - Emptied MSBs are rotated through the carry bit back into the LSB
  - First rotate loads prior value of CF at the LSB
  - Last value rotated out of MSB retained in carry flag
- After execution

Dest = (BX) = 2340H

= 0010001101000002

CF = 1

CPE 0408330

# 5.5 Rotate Instructions – Operation of the RCR Instruction

#### • EXAMPLE

What is the result in BX and CF after execution of the following instructions?

#### RCR BX, CL

Assume that, prior to execution of the instruction, (CL)=0416, (BX)=123416, and (CF)=0

• Solution:

The original contents of BX are

 $(BX) = 0001001000110100_2 = 1234_{16}$ 

Execution of the RCR command causes a 4-bit rotate right through carry to take place on the data in BX, the results are

(BX) = 100000100100112 = 812316

 $(CF) = 0_2$ 

# 5.5 Rotate Instructions – Operation of the RCR Instruction

#### EXAMPLE

Verify the previous example using DEBUG program.

Solution:

```
CONSOLE MODE - DEBUG
                                                                                - 🗆 ×
                                                                                  ۰
OB35:0100 RCR BX,CL
OB35:0102
-R BX
BX 0000
1:1234
-R CX
CX 0000
: 4
  F
NV UP EI PL NZ NA PO NC
-Т
         BX=8123
                  CX=0004
                            DX=0000 SP=FFEE BP=0000 SI=0000
AX=0000
                                                                 DI=0000
       ES=0B35
                  SS=0B35
                            CS=0B35
                                    IP=0102
                                                OV UP EI PL NZ NA PO NC
DS = 0B35
OB35:0102 D3F8
                         SAR
                                 AX, CL
                                                                                  •
•
                                                                                 ъI
```

## 5.5 Rotate Instructions

#### EXAMPLE

Disassembly and addition of 2 hexadecimal digits stored as a byte in memory.

Solution:

```
MOV AL,[HEX_DIGITS]
MOV BL,AL
MOV CL,04H
ROR BL,CL
AND AL,0FH
AND BL,0FH
ADD AL,BL
```

1st Instruction  $\rightarrow$  Loads AL with byte containing two hex digits 2nd Instruction  $\rightarrow$  Copies byte to BL 3rd Instruction  $\rightarrow$  Loads rotate count 4th instruction  $\rightarrow$  Aligns upper hex digit of BL with lower digit in AL 5th Instruction  $\rightarrow$  Masks off upper hex digit in AL 6th Instruction  $\rightarrow$  Masks off upper four bits of BL 7th Instruction  $\rightarrow$  Adds two hex digits

## H.W. #5

# Solve the following problems from Chapter 5 from the course textbook: 1, 10, 26, 38, 47

## CPE 408330 Assembly Language and Microprocessors

## Chapter 6: 8088/8086 Microprocessor Programming – Control Flow Instructions and Program Structures

[Computer Engineering Department, Hashemite University]

## Lecture Outline

- ► 6.1 Flag-Control Instructions
- 6.2 Compare Instructions
- 6.3 Control Flow and Jump Instructions
- 6.4 Subroutines and Subroutine-Handling Instructions
- 6.5 The Loop and the Loop-Handling Instructions
- 6.6 String and String-Handling Instructions

## 6.1 Flag-Control Instructions

- The flag-control instructions, when executed, directly affect the state of the flags. These instructions include:
  - □ LAHF (Load AH from flags)
  - □ SAHF (Store AH into flags)
  - CLC (Clear carry)
  - □ STC (Set carry)
  - □ CMC (Complement carry)
  - CLI (Clear interrupt)
  - □ STI (Set interrupt)

## 6.1 Flag-Control Instructions -Loading, Storing, and Modifying Flags

Mnemonic	Meaning	Operation	Flags affected
LAHF	Load AH from flags	$(AH) \leftarrow (Flags)$	None
SAHF	Store AH into flags	(Flags) ← (AH)	SF,ZF,AF,PF,CF
CLC	Clear carry flag	(CF) ← 0	CF
STC	Set carry flag	(CF) ← 1	CF
СМС	Complement carry flag	(CF) ← ( <del>C</del> F)	CF
CLI	Clear interrupt flag	(IF) ← 0	IF
STI	Set interrupt flag	(IF) ← 1	IF

• Variety of flag control instructions provide support for loading, saving, and modifying content of the flags register

- LAHF/SAHF → Load/store control flags
- CLC/STC/CMC  $\rightarrow$  Modify carry flag
- CLI/STI  $\rightarrow$  Modify interrupt flag
- Modifying the carry flag—CLC/STC/CMC
- Used to initialize the carry flag
- Clear carry flag
  - CLC
  - $0 \rightarrow (CF)$
- Set carry flag

```
STC
```

 $1 \rightarrow (CF)$ 

- Complement carry flag
   CMC
- $(CF^*) \rightarrow (CF)^*$  stands for over bar (NOT)
- Modifying the interrupt flag—CLI/STI
- Used to turn on/off external hardware interrupts
- Clear interrupt flag

#### CLI

- $0 \rightarrow$  (IF) Disable interrupts
- Set interrupt flag
  - STI
  - $1 \rightarrow (IF)$  Enable interrupts

CPE 0408330

#### 6.1 Flag-Control Instructions -Debug Example • Debug flag notation

• CF  $\rightarrow$  CY = 1, NC = 0 C:\DOS>DEBUG • Example—Execution of -A 1342:0100 CLC carry flag modification 1342:0101 STC 1342:0102 CMC 1342:0103 instructions -R F -CY NV UP EI PL NZ NA PO NC  $CY=1 \rightarrow initial sate$ -R F NV UP EI PL NZ NA PO CY -CLC ;Clear carry flag -TSTC ;Set carry flag BP=0000 SI=0000 DI=0000 DX=0000 AX=0000 BX=0000 CX=0000 SP=FFEE NV UP EI PL NZ NA PO NC SS=1342 CS=1342 IP=0101 DS=1342 ES=1342 CMC :Complement carry flag STC 1342:0101 F9  $-\mathbf{T}$ BP=0000 SI=0000 DI=0000 CX=0000 DX=0000 SP=FFEE AX=0000 BX=0000 IP=0102 NV UP EI PL NZ NA PO CY SS=1342 CS=1342 DS=1342 ES=1342 1342:0102 F5 CMC  $-\mathbf{T}$ BP=0000 SI=0000 DI=0000 AX=0000 BX=0000 CX=0000 DX=0000 SP=FFEE NV UP EI PL NZ NA PO NC SS=1342 CS=1342 IP=0103 DS=1342 ES=1342 1342:0103 8AFF MOV BH, BH -Q C:\DOS>



- SF = Sign flag ZF = Zero flag
- AF = Auxiliary
- PF = Parity flag
- CF = Carry flag
- = Undefined (do not use)

Format of the flags in the AH register
All loads and stores of flags take place through the AH register

- BO = CF
- B2 = PF
- B4 = AF
- $\cdot$  B6 = ZF
- B7 = SF
- $\boldsymbol{\cdot}$  Load the AH register with the content of the
- flags registers

LAHF

- (Flags)  $\rightarrow$  (AH)
- Flags unchanged
- Store the content of AH into the flags register

SAHF

 $(AH) \rightarrow (Flags)$ 

SF,ZF,AF,PF,CF  $\rightarrow$  updated

• Application: saving a copy of the flags in memory and initializing with new values from memory

#### ► EXAMPLE

Write an instruction sequence to save the current contents of the 8088's flags in the memory location at offset MEM1 of the current data segment and then reload the flags with the contents of the storage location at offset MEM2.

Solution:

LAHF MOV [MEM1], AH MOV AH, [MEM2] SAHF

- ; Load AH from flags
- ; Move content of AH to MEM1
- ; Load AH from MEM2
- ; Store content of AH into flags

• EXAMPLE

CONS	OLE MODE	- DEBUG					- 🗆 :
- -A 0:011 0000:011 0000:011 0000:011 0000:011 -E 0:015 -R CS CS 0B37 :0 -R IP IP 0100 :0110 -R DS DS 0B37 :0 -R	0 0 LAHF 1 MOV [01 5 MOV AH, 9 SAHF A 0 FF 01	50],AH [0151]					
AX=0000 DS=0000 0000:011	BX=0000 ES=0B37 0 9F	CX=0000 SS=0B37 LA	DX=0000 CS=0000 HF	SP=FFEE IP=0110	BP=0000 SI=0000 NV UP EI PL NZ N	DI=0000 A PO NC	
_							

#### **EXAMPLE**

CONSOLE MODE - DEBUG

BX=0000 CX=0000 DX=0000 BP=0000 SI=0000 DI = 0000AX=0200 SP=FFEE DS=0000 ES=0B37 SS=0B37 CS=0000 IP=0111 NV UP EI PL NZ NA PO NC 0000:0111 88265001 [0150],AH DS:0150=FF MOV -TAX=0200 BX=0000 CX=0000 DX=0000 SP=FFEE BP=0000 SI=0000 DI = 0000DS=0000 ES=0B37 CS=0000 IP=0115 SS=0B37 NV UP EI PL NZ NA PO NC 0000:0115 8A265101 AH, [0151] DS:0151=01 MOV -D 150 151 0000:0150 02 01 -Т AX=0100 BX=0000 CX=0000 DX=0000 SP=FFEE BP=0000 SI=0000 DI = 0000DS=0000 ES=0B37 SS=0B37 CS=0000 IP=0119 NV UP EI PL NZ NA PO NC 0000:0119 9E SAHF -Т AX=0100 BX=0000 CX=0000 DX=0000 BP=0000 SI=0000 SP=FFEE DI = 0000DS=0000 ES=0B37 SS=0B37 CS=0000 IP=011A NV UP EI PL NZ NA PO CY 0000:011A 00F0 AL, DH ADD

- 🗆 ×

#### ► EXAMPLE

Of the three carry flag instructions CLC, STC, and CMC, only one is really independent instruction. That is, the operation that it provides cannot be performed by a series of the other two instructions. Determine which one of the carry instruction is the independent instruction.

Solution:

#### CLC $\Leftrightarrow$ STC followed by a CMC STC $\Leftrightarrow$ CLC followed by a CMC Therefore, only CMC is the independent instruction.

#### ► EXAMPLE

Verify the operation of the following instructions that affect the carry flag, CLC STC CMC by executing them with the DEBUG program. Start with CF flag set to 1 (CY).

Solution:

CONSO	OLE MODE	- DEBUG						- 🗆
OB37:010 OB37:010 OB37:010 OB37:010 -R F NV UP EI -T	0 CLC 1 STC 2 CMC 3 PL NZ NA	PO NC -	CY					
AX=0000 DS=0B37 0B37:010 -T	BX=0000 ES=0B37 1 F9	CX=0000 SS=0B37 ST	DX=0000 CS=0B37 C	SP=FFEE IP=0101	BP=0000 SI=0 NV UP EI PL	000 DI= NZ NA PO	0000 NC	
AX=0000 DS=0B37 0B37:010 -T	BX=0000 ES=0B37 2 F5	CX=0000 SS=0B37 CM	DX=0000 CS=0B37 C	SP=FFEE IP=0102	BP=0000 SI=0 NV UP EI PL	000 DI= NZ NA PO	0000 CY	
AX=0000 DS=0B37 0B37:010	BX=0000 ES=0B37 3 AC	CX=0000 SS=0B37 LO	DX=0000 CS=0B37 DSB	SP=FFEE IP=0103	BP=0000 SI=0 NV UP EI PL	000 DI= NZ NA PO	0000 NC	

## 6.2 Compare Instruction

Mnemonic	Meaning	Format	Operation	Flags affected
СМР	Compare	CMP D,S	(D) — (S) is used in setting or resetting the flags	CF,AF,0F,PF,SF,ZF

(a)

Destination	Source
Register	Register
Register	Memory
Memory	Register
Register	Immediate
Memory	Immediate
Accumulator	Immediate



Compare instruction

• Used to compare two values of data and update the state of the flags to reflect their relationship

• General format:

#### CMP D,S

 Operation: Compares the content of the source to the destination; updates flags based on result

 $(D) - (S) \rightarrow$  Flags updated to reflect relationship

- Source and destination contents unchanged
- Allowed operand variations:
  - Values in two registers
  - Values in a memory location and a register

• Immediate source operand and a value in a register or memory

• Allows SW to perform conditional control flow—typically testing of a flag by jump instruction

•  $ZF = 1 \rightarrow D = S = Equal$ 

• ZF = 0, CF = 1  $\rightarrow$  D < S = Unequal, less than

• 
$$ZF = 0$$
,  $CF = 0 \rightarrow D > S = Unequal$ ,

greater than

CPE 0408330

## 6.2 Compare Instruction

► EXAMPLE

Describe what happens to the status flags as the sequence of instructions that follows is executed.

MOV AX, 1234H MOV BX, ABCDH CMP AX, BX

• Solution:

 $(AX) = 1234_{16} = 0001001000110100_2$ 

 $(BX) = ABCD_{16} = 1010101111001101_2$ 

 $(AX) - (BX) = 0001001000110100_2 - 1010101111001101_2$ 

 $= 0110 0110 0110 0111_{2}$ 

Therefore, ZF = 0, SF = 0, OF = 0, PF = 0, CF = 1, AF = 1

## 6.2 Compare Instruction

#### ► EXAMPLE

CONSOLE MODE	- DEBUG			- 🗆 :
- -A OB35:0100 MOV AX, OB35:0103 MOV BX, OB35:0106 CMP AX, OB35:0108 -T	1234 ABCD BX			
AX=1234 BX=0000 DS=0B35 ES=0B35 0B35:0103 BBCDAB -T	CX=0000 DX=0000 SS=0B35 CS=0B35 MOV BX,	SP=FFEE IP=0103 ABCD	BP=0000 SI=0000 DI=0000 NV UP EI PL NZ NA PO NC	
AX=1234 BX=ABCD DS=0B35 ES=0B35 0B35:0106 39D8 -T	CX=0000 DX=0000 SS=0B35 CS=0B35 CMP AX,	SP=FFEE IP=0106 BX	BP=0000 SI=0000 DI=0000 NV UP EI PL NZ NA PO NC	
AX=1234 BX=ABCD DS=0B35 ES=0B35 0B35:0108 41 -	CX=0000 DX=0000 SS=0B35 CS=0B35 INC CX	SP=FFEE IP=0108	BP=0000 SI=0000 DI=0000 NV UP EI PL NZ AC PO CY	

## 6.3 Control Flow and Jump Instructions

- <u>Control flow</u>: alternate the execution path of instructions in the program
- •What are the pointers that keep track of the instructions being executed ?
- How it is possible to alternate the sequence of instructions being executed ?
- □ Unconditional jump instruction
- □ Conditional jump instruction
- □ Branching structure IF–THEN
- □ Loop program structure REPEAT– UNTIL and WHILE–DO
- Applications using the loop and branch software structures

# Type of Jumps: How IP and CS are modified with Jumps

- Intra-segment jump: modify IP
  - Short-label specify 8-bit signed displacement (relative to the jump instruction)
  - Near-label specify IP with 16-bit immediate operand
  - Memptr-16 and Regptr-16 are same as Near-label but IP is specified as content of memory or register.

#### Inter-segment jump: modify IP and CS

- Far-label: uses 32-bit immediate operand to specify IP and CS
- Memptr-32: uses 4 byte memory locations to specify IP and CS.

## 6.3 Control Flow and Jump Instructions-Unconditional and Conditional Jump Control Flow



 Jump operation alters the execution path of the instructions in the program flow control

- Unconditional Jump
  - Always takes place
  - No status requirements are imposed
- Example (part a)
  - JMP AA instructions in Part I executed
  - Control passed to next instruction identified by AA in Part III
  - Instructions in Part II skipped

## 6.3 Control Flow and Jump Instructions-Unconditional and Conditional Jump Control Flow



No return linkage is saved when the JUMP is performed

- Conditional jump
  - May or may not take place
  - Status conditions must be satisfied
- Example (part b)
  - Jcc AA instruction in Part 1 executed
  - Conditional relationship specified by cc is evaluated
  - If conditions met, jump takes place and control is passed to next instruction identified by AA in Part III
  - Otherwise, execution continues
     sequentially with first instruction in
     Part II
- Condition cc specifies a relationship of status flags such as CF, PF, ZF, etc.

CPE 0408330

## 6.3 Control Flow and Jump Instructions-Unconditional Jump Instruction

Mnemonic	Meaning	Format	Operation	Affected flags
JMP	Unconditional jump	JMP Operand	Jump is initiated to the address specified by the operand	None

CS:100	lab	ADD BX,1234
CS:104		INC AX
CS:106		JMP lab
CS:108		NEG BX

Unconditional jump instruction:

• Implements the unconditional jump operation needed by:

- Branch program control flow structures
- Loop program control flow structures
- General format:

#### JMP Operand

- Types of unconditional jumps
  - Intrasegment—branch to address is located in the current code segment
  - Only IP changes value
  - short-label
    - 8-bit signed displacement coded into the instruction
    - Immediate addressing
    - Range equal -126 to +129
    - New address computed as:

(Current IP) + short-label  $\rightarrow$  (IP)

Jump to address = (Current CS) + (New IP)

- near-label
  - 16-bit signed displacement coded in the instruction

• Example

#### JMP 1234H

(a)

#### 6.3 Control Flow and Jump Instructions – Unconditional Jump Instruction

#### EXAMPLE

Verify the operation of the instruction JMP BX using the DEBUG program. Let the contents of BX be 001016.

Solution:

```
CONSOLE MODE - DEBUG
                                                                                  - 0
OB37:0100 JMP BX
OB37:0102
-R BX
BX 0000
:10
AX=0000
                            DX=0000
         BX=0010
                   CX=0000
                                                BP=0000 SI=0000
                                      SP=FFEE
                                                                   DI = 0000
                   SS=0B37
                            CS=0B37
                                                 NV UP EI PL NZ NA PO NC
DS=0B37
         ES=0B37
                                      IP=0100
OB37:0100 FFE3
                                  BX
                          јмр
AX=0000
         BX=0010
                   CX=0000
                            DX=0000
                                      SP=FFEE
                                                BP=0000
                                                         SI = 0000
                                                                   DI = 00000
DS=0B37
         ES=0B37
                   SS=0B37
                            CS=0B37
                                      IP=0010
                                                 NV UP EI PL NZ NA PO NC
OB37:0010 9B
                         WAIT
4
```

#### 6.3 Control Flow and Jump Instructions – Unconditional Jump Instruction

#### EXAMPLE

Use the DEBUG program to observe the operation of the instruction JMP [BX].

Solution:

CONSOLE MODE - debug OB37:0100 JMP [BX] OB37:0102 R BX X 0000 1000 E 1000 00 02 -D 1000 1001 OB37:1000 00 02 SI=0000 4X=0000 BX=1000 CX=0000 DX=0000 SP=FFEE BP=0000 DI=0000 NV UP EI PL NZ NA PO NC DS=0B37 ES=0B37 SS=0B37 CS=0B37 IP=0100 0B37:0100 FF27 [BX] DS:1000=020 JMP BP=0000 AX=0000 BX=1000 CX=0000 DX=0000 SP=FFEE SI=0000 DI = 0000ES=0B37 SS=0B37 CS=0B37 IP=0200 NV UP EI PL NZ NA PO NC DS=0B37 OB37:0200 40 INC AX ۰.

## 6.3 Control Flow and Jump Instructions-Intersegment Unconditional Jump Operation

- Intersegment—branch to address is located in another code segment
  - Both CS and IP change values
  - far–label
    - 32-bit immediate operand coded into the instruction
    - New address computed as:
      - 1st 16 bits  $\rightarrow$  (IP)
      - 2nd 16 bits  $\rightarrow$  (CS)

Jump to address = (New CS):(New IP)

- memptr32
  - 32-bit value specified in memory
  - Memory indirect addressing
- Example

#### JMP DWORD PTR [DI]

• Operation:

 $(DS:DI) \rightarrow new IP$  $(DS:DI +2) \rightarrow new CS$ Jump to address = (New CS):(New IP)

#### 6.3 Control Flow and Jump Instructions-Conditional Jump Instruction

Mnemonic	Meaning	Format	Operation	Flags affected
Jcc	Conditional jump	Jcc Operand	If the specified condition cc is true the jump to the address specified by the operand is initiated; otherwise the next instruction is executed.	None

(a)

	Mnemonic	Meaning	Condition	
	JA	above	CF = 0 and $ZF = 0$	
	JAE	above or equal	CF = 0	
	JB	below	CF = 1	
	JBE	below or equal	CF = 1  or  ZF = 1	
	JC	carry	CF = 1	
	JCXZ	CX register is zero	(CF  or  ZF) = 0	
	JE	equal	ZF = 1	
	JG	greater	ZF = 0 and $SF = OF$	
	JGE	greater or equal	SF = OF	
	JL	less	(SF  xor  OF) = 1	
	JLE	less or equal	((SF xor OF) or ZF) = 1	
	JNA	not above	CF = 1  or  ZF = 1	
	JNAE	not above nor equal	CF = 1	
	JNB	not below	CF = 0	
	JNBE	not below nor equal	CF = 0 and $ZF = 0$	
	JNC	not carry	CF = 0	
	JNE	not equal	ZF = 0	
	JNG	not greater	((SF  xor  OF)  or  ZF) = 1	
	JNGE	not greater nor equal	(SF  xor  OF) = 1	
	JNL	not less	SF = OF	
	JNLE	not less nor equal	ZF = 0 and $SF = OF$	
	JNO	not overflow	OF = 0	• •
	JNP	not parity	PF = 0	<b>4</b> -1
	JNS	not sign	SF = 0	
	JNZ	not zero	ZF = 0	
	JO	overflow	OF = 1	aama
	JP	parity	$\mathbf{PF} = 1$	Same
same	JPE	parity even	PF = 1	
	JPO	parity odd	PF = 0	◀-'
	JS	sign	SF = 1	
	JZ	zero	ZF = 1	

- Condition jump instruction
- Implements the conditional jump operation
- General format:

#### Jcc Operand

- cc = one of the supported conditional relationships
- Supports the same operand types as unconditional jump
- $\boldsymbol{\cdot}$  Operation: Flags tested for conditions defined by  $\boldsymbol{\mathsf{cc}}$  and:

#### If cc test True:

IP, or IP and CS are updated with new value

• Jump is taken

• Execution resumes at jump to target address If cc test False:

IP, or IP and CS are unchanged

- Jump is not taken
  - Execution continues with the next sequential instruction
- Examples of conditional tests:

 $JC = jump \text{ on carry} \rightarrow CF = 1$ 

 $JPE/JP = jump \text{ on parity even } \rightarrow PF = 1$ 

 $JE/JZ = jump \text{ on equal } \rightarrow ZF = 1$ 

These instructions are associated with the compare instruction usually

## 6.3 Control Flow and Jump Instructions-Branch Program Structures

; Next instruction if  $(AX) \neq (BX)$ 

; Next instruction if (AX) = (BX)

CMP AX, BX

JE

EQUAL:

EQUAL

- Example—IF-THEN-ELSE: comparing values
  - One of the most widely used flow control program structure
  - Implemented with CMP, JE, and JMP instructions
  - Operation:
    - AX compared to BX to update flags
    - JE tests for ZF = 1
    - If (AX)  $\neq$  (BX); ZF = 0  $\rightarrow$  ELSE path—next sequential instruction is executed
    - If (AX) = (BX);  $ZF = 1 \rightarrow THEN$ path—instruction pointed to by EQUAL executes
    - JMP instruction used in ELSE path to bypass the THEN path.
### 6.3 Control Flow and Jump Instructions-**Branch Program Structures** Example—IF-THEN-ELSE using a register bit test Conditional test is made with JNZ instruction and branch taken if AND AL, 04H ZF = 0JNZ BIT2\_ONE ; Next instruction if B2 of AL = 0 • Generation of test condition (AL) = xxxxxx AND 00000100 $= 00000 \times 00$ BIT2\_ONE: ; Next instruction if B2 of AL = 1 if bit 2 = 1 ZF =0 (not zero) if bit 2 = 0 ZF = 1Therefore, jump to BIT2\_ONE only

takes place if bit 2 of AL equals 1
Same operation can be performed by shifting bit 2 to the CF and then testing with JC

CF = 1

## 6.3 Control Flow and Jump Instructions – Loop Program Structures Repeat Until structure



;nth instruction of loop ;Decrement repeat count by 1 ;Repeat from AGAIN if (CL)  $\neq$  00H or (ZF) = 0 ;First instruction executed after the loop is ;complete, (CL) = 00H, (ZF) = 1

- Example—Repeat-Until program structure
  - Allows a part of a program to be conditionally repeated over an over
  - Employs post test—conditional test at end of sequence; always performs one iteration
  - Important parameters:
    - · Initial count  $\rightarrow$  count register
    - Terminal count  $\rightarrow$  zero or other value
  - Program flow of control:
    - Initialize count

### **MOV CL, COUNT**

- Perform body of loop operation AGAIN: --- first of multiple instructions
- Decrement count
   DEC CL
- Conditional test for completion JNZ AGAIN

(b)

AGAIN:

DEC

JNZ

CL

AGAIN

### 6.3 Control Flow and Jump Instructions – Loop Program Structures While do structure



AGAIN:	MOV JZ 	CL,COUNT NEXT 	;Set loop repeat count ;Loop is complete if CL = 00H (ZF = 1) ;1st instruction of loop ;2nd instruction of loop
			•
		•	•
			•
			inth instruction of loop
	DEC	CL	Decrement CL by 1
	IMP	AGAIN	Repeat from AGAIN
NEXT:			;First instruction executed after loop is complete

- Example—While-Do program structure
  - Allows a part of a program to be conditionally repeated over an over
  - Employs pre-test—at entry of loop; may perform no iterations
  - Important parameters
    - Initial count  $\rightarrow$  count register
    - · Terminal count  $\rightarrow$  zero or other value

### • Program flow/control:

Initialize count

### MOV CL,COUNT

• Pre-test

### AGAIN: JZ NEXT

Perform body of loop operation
 --- first of multiple

instructions

- Decrement count
   DEC CL
- Unconditional return to start of loop

### JMP AGAIN

CPE 0408330

### 6.3 Control Flow and Jump Instructions – Loop Program Structures

### ► EXAMPLE

Implement an instruction sequence that calculates the absolute difference between the contents of AX and BX and places it in DX.

Solution:

CMP AX, BX JC DIFF2

DIFF1: MOV DX, AX SUB DX, BX ; (DX)=(AX)-(BX) JMP DONE

DIFF2: MOV DX, BX SUB DX, AX ; (DX)=(BX)-(AX)

DONE: NOP

## 6.4 Subroutines and Subroutine-Handling Instructions

• Subroutine—special segment of program that can be called for execution from any point in a program (like function)

- A subroutine is also known as a procedure.
- Program structure that implements HLL "functions" and "procedures"
- Written to perform an operation (function/procedure) that must be performed at various points in a program
- Written as a subroutine and only included once in the program

• A return instruction must be included at the end of the subroutine to initiate the return sequence to the main program environment.

- CALL and RET instructions
- PUSH and POP instructions

## 6.4 Subroutines and Subroutine-Handling Instructions



### • Example:

- Instruction in Main part of program calls "Subroutine A"
- Program flow of control transferred to first instruction of Subroutine A
- Instructions of Subroutine A execute sequentially
- Return initiated by last instruction of Subroutine A
- Same sequence repeated when the subroutine is called again later in the program
- Instructions:
  - Call instruction—initiates the subroutine from the main part of program
  - Return instruction—initiates return of control to the main program at completion of the subroutine
  - Push and pop instructions used to save register content and pass parameters

The subroutine may be called and executed more than one time, but it is written one time

Mnemonic	Meaning	Format	Operation	Flags Affected
CALL	Subroutine call	CALL operand	Execution continues from the address of the subroutine specified by the operand. Information required to return back to the main program such as IP and CS are saved on the stack.	None

(b)



- Call Instruction
- Implements two types of calls:
  - Intrasegment call
  - Intersegment call
- Intrasegment call—starting address of subroutine is located in the current code segment
- Only IP changes value
- near-proc
  - 16-bit offset coded in the instruction
  - Example

### CALL 1234H

- Operation:
  - 1. IP of next instruction saved on top of stack
  - 2. SP is decremented by 2
  - 3. New value from call instruction is loaded into IP
    4. Instruction fetch restarts with first instruction of subroutine Current CS:New IP

- regptr16
  - 16-bit value of IP specified as the content of a register
  - Register addressing
  - Example:

### CALL BX

- Operation:
- Same as near-proc except
  - $(BX) \rightarrow New IP$
- memptr16
  - 16-bit value of IP specified as the content of a storage location in memory
  - Memory addressing modes—register addressing
  - Example

### CALL [BX]

• Same as near-proc except

 $(DS:BX) \rightarrow New IP$ 

- Intersegment—start address of the subroutine points to another code segment
  - Both CS and IP change values
  - far-proc
    - 32-bit immediate operand coded into the instruction
    - New address computed as:
      - 1st 16 bits  $\rightarrow$  New IP
      - 2nd 16 bits  $\rightarrow$  New CS
    - Subroutine starts at = New CS:New IP
  - memptr32
    - 32-bit value specified in memory
    - Memory addressing modes—register indirect addressing
    - Example

### CALL DWORD PTR [DI]

- Operation:
  - $(DS:DI) \rightarrow New IP$
  - $(DS:DI + 2) \rightarrow New CS$
  - Starting address of subroutine = New CS:New IP

Mnemonic	Meaning	Format	Operation	Flags Affected
RET	Return	RET or RET Operand	Return to the main program by restoring IP (and CS for fat-proc). If Operand is present, it is added to the contents of SP.	None

(a)



(b)

- Return instruction
- Every subroutine must end with a return instruction
- Initiates return of execution to the instruction in the main program following that which called the subroutine
- Example:

### RET

Causes the value of IP

 (intrasegment return) or both IP
 and CS (intersegment return) to be
 popped from the stack and put
 back into the IP and CS registers
 Increments SP by 2/4

### ► EXAMPLE

TITLE EXAMPL	E 6.10		
PAGE		,132	
STACK_SEG S		SEGMENT STACK 'ST	ГАСК'
		DB 64 DUP(?)	
STACK_SEG		ENDS	
CODE_SEG SEGMENT		'CODE'	
EX610	PROC	FAR	
ASSUME CS:CODE_SE	G, SS:STACK_	SEG	
;To return to DEBUG	program put	return address on th	ne stack
	PUSH DS		
	MOV AX, 0		
	PUSH AX		
;Following code impl	ements Exam	ple 6.10	
	CALL SUM		
	RET		
SUM	PROC NEAR		
	MOV DX, AX		
	ADD DX, BX	; (DX)=	=(AX)+(BX)
	RET		
SUM	ENDP		
EX610	ENDP		
CODE_SEG	ENDS		
END	EX610		

### EXAMPLE

CONSOLE MODE	- DEBUG EX610.	EXE		- 🗆 ×
- -U O D OBB1:0000 1E OBB1:0001 B80000 OBB1:0004 50 OBB1:0005 E80100 OBB1:0008 CB OBB1:0009 8BD0 OBB1:0009 8BD0 OBB1:000B 03D3 OBB1:000D C3 -G 5 AX=0000 BX=0000 DS=0B9D ES=0B9D OBB1:0005 E80100 -R AX AX 0000	PUSH MOV PUSH CALL RETF MOV ADD RET CX=0314 DX=0 SS=0BAD CS=0 CALL	DS AX,0000 AX 0009 DX,AX DX,BX 0000 SP=003C 0000 SP=003C 0009	BP=0000 SI=0000 DI=0000 NV UP EI PL NZ NA PO NC	
:2 -R BX BX 0000 :4 				

### EXAMPLE

CONSOLE	MODE - DEBUG	EX610.EXE				- 🗆	×
-т							•
AX=0002 BX= DS=0B9D ES= 0BB1:0009 8E -D SS:3A 3B	=0004 CX=0314 =0B9D SS=0BAD BD0 M	DX=0000 SP= CS=0BB1 IP= OV DX,AX	003A BP=000 0009 NV UF	DO SI=0000 P EI PL NZ M	DI=0000 NA PO NC		
0BAD:0030 -T			08 00				
AX=0002 BX= DS=0B9D ES= 0BB1:000B 03 -T	=0004 CX=0314 =0B9D SS=0BAD 3D3 4	DX=0002 SP= CS=0BB1 IP= DD DX,BX	003A BP=000 000B NV UF	DO SI=0000 PEIPLNZM	DI=0000 NA PO NC		
AX=0002 BX= DS=0B9D ES= 0BB1:000D C3 -	=0004 CX=0314 =0B9D SS=0BAD 3 F	DX=0006 SP= CS=0BB1 IP= ET	003A BP=000 000D NV UF	DO SI=0000 P EI PL NZ M	DI=0000 NA PE NC		•
•							

### EXAMPLE

CONS	OLE MODE					- 🗆 ×
-т						
AX=0002 DS=0B9D 0BB1:000 -T	BX=0004 ES=0B9D D C3	CX=0314 SS=0BAD RE	DX=0006 CS=0BB1 T	SP=003A IP=000D	BP=0000 SI=0000 DI=0000 NV UP EI PL NZ NA PE NC	
AX=0002 DS=0B9D 0BB1:000 -G	BX=0004 ES=0B9D )8 CB	CX=0314 SS=0BAD RE	DX=0006 CS=0BB1 TF	SP=003C IP=0008	BP=0000 SI=0000 DI=0000 NV UP EI PL NZ NA PE NC	
Program -Q	terminate	d normall	у			
C:\>						-

### 6.4 Subroutines and Subroutine- Handling Instructions - Structure of a Subroutine Elements of a subroutine Save of information to stack—PUSH Main body of subroutine—Multiple instructions PUSH XX To save registers Restore of information from stack—POP and parameters PUSH YY Return to main program—RET on the stack PUSH ZZ Save of information • Must save content of registers/memory locations to be used or other program parameters (FLAGS) Main body of the PUSH, PUSHF subroutine Main body Retrieve input parameters passed from main program via stack—stack pointer indirect address • Performs the algorithm/function/operation required To restore registers POP ZŻ of the subroutine POP YY and parameters • Prepare output parameters/results for return to main XX from the stack POP body via stack—stack pointer indirect addressing RET Return to main Restore information program • Register/memory location contents saved on stack at entry of subroutine must be restored before return to

main program—POP, POPF

- Push instruction
  - General format:

### PUSH S

- Saves a value on the stack—content of:
- Register/segment register
- Memory
- Example: PUSH AX

- $(AH) \rightarrow ((SP)-1)$
- $(AL) \rightarrow ((SP)-2)$
- $(SP)-2 \rightarrow (SP) = New top of stack$
- Pop instruction
  - General format:

### POP D

- Restores a value on the stack—content
- to: register, segment register, memory
- Example:

### POP AX

 $((SP)) \rightarrow AL$  $((SP)+1) \rightarrow AH$  $((SP)+2) \rightarrow SP = Old top of stack$ 

Mnemonic	Meaning	Format	Operation	Flags Affected
PUSH	Push word onto stack	PUSH S	$((SP)) \leftarrow (S)$ $(SP) \leftarrow (SP)-2$	None
POP	Pop word off stack	POP D	$(D) \leftarrow ((SP))$ $(SP) \leftarrow (SP)+2$	None

(a)

Operand (S or D)	
Register	
Seg-rcg (CS illegal)	
Memory	

### • EXAMPLE

Write a procedure named SQUARE that squares the contents of BL and places the result in BX

### Solution:

;Subroutine: SQUARE ;Description: (BX)=square of (BL) SQUARE PROC NEAR PUSH AX ; Save the register to be used MOV AX, BX ; Place the number in AL IMUL BL ; Multiply with itself MOV BX, AX ; Save the result POP AX ; Restore the register used RET SQUARE ENDP

- Push flags instruction
  - General formats:

### **PUSHF**

- Saves flags onto the stack
- Operation (FLAGS)  $\rightarrow$  ((SP)) (SP)-2  $\rightarrow$  (SP) = New top of stack
- Pop flags instruction
  - General formats:
     POPF
  - Restores flags from the stack

 $((SP)) \rightarrow FLAGS$ 

 $(SP)+2 \rightarrow (SP) = Old top of stack$ 

Mnemonic	Meaning	Operation	Flags Affected
PUSHF	Push flags onto stack	$((SP)) \leftarrow (Flags)$ $(SP) \leftarrow (SP)-2$	None
POPF	Pop flags from stack	$(Flags) \leftarrow ((SP))$ $(SP) \leftarrow (SP)+2$	OF, DF, IF, TF, SF, ZF, AF, PF, CF

## 6.5 The Loop and the Loop-Handling Instructions – Loop Instructions

- Loop—segment of program that is repeatedly executed
  - $\boldsymbol{\cdot}$  Can be implemented with compare, conditional jump, and decrement instructions
- Loop instructions:
  - Special instructions that efficiently perform basic loop operations
  - Replace the multiple instructions with a single instruction
  - LOOP—loop while not zero (while CX is not zero)
    - CX  $\neq$  0 repeat while count not zero
    - $\rightarrow$ Equivalent to Dec CX followed by JNZ
  - LOOPE/LOOPZ- loop while equal
    - CX  $\neq$  0 repeat while count not zero, and
    - ZF = 1—result of prior instruction was equal
  - LOOPNE/LOOPNZ—loop while not equal
    - CX  $\neq$  0 repeat while count not zero, and
    - ZF = 0—result from prior instruction was not equal

### **NOTE** All LOOPS instructions does not affect the flag register

# 6.5 The Loop and the Loop-Handling Instructions – Loop Instructions

Mnemonic	Meaning	Format	Operation
LOOP	Loop	LOOP Short-label	<pre>(CX) ← (CX) = 1 Jump is initiated to location defined by short-label if (CX) ≠ 0; otherwise, execute next sequential instruction</pre>
LOOPE/LOOPZ	Loop while equal/ loop while zero	LOOPE/LOOPZ Short-label	<pre>(CX) ← (CX) = 1 Jump to location defined by short-label if (CX) ≠ 0 and (ZF) = 1; otherwise, execute next sequential instruction</pre>
LOOPNE/ LOOPNZ	Loop while not equal/ loop while not zero	LOOPNE/LOOPNZ Short-label	<pre>(CX) ← (CX) - 1 Jump to location defined by short-label if (CX) ≠ 0 and (ZF) = 0; otherwise, execute next sequential instruction</pre>

NEXT:	MOV CX,COUN	T	Load count for the number of repeats — Body of routine that is repeated Loop back to label NEXT if count not zero	<ul> <li>Structure of a loop</li> <li>Initialization of the count in CX</li> <li>Body—instruction sequence that is to be repeated; short label identifying beginning</li> <li>Loop instruction- determines if loop is complete or if the body is to repeat</li> <li>Example</li> </ul>
	NXTPT:	MOV MOV MOV MOV MOV MOV INC INC LOOP HLT	(a) AX,DATASEGADDR DS,AX SI,BLK1ADDR DI,BLK2ADDR CX,N AH,[SI] [DI],AH SI DI NXTPT	1. Initialize data segment, source and destination block pointers, and loop count 2. Body of program is executed—source element read, written to destination, and then both pointers incremented by 1 3. Loop test a. Contents of CX decremented by 1 b. Contents of CX check for zero c. If CX = 0, loop is complete and next sequential instruction (HLT) is executed d. If CX $\neq$ 0, loop of code is repeated
			(b)	by returning control to the instruction corresponding to the Short-Label

Charles of a lass

CPE 0408330

(NXTPT:) operand

> EXAMPLE

Given the following sequence of instructions, explain what happens as they are executed.

MOV DL, 05 MOV AX, 0A00H MOV DS, AX MOV SI, 0 MOV CX, 0FH AGAIN: INC SI CMP [SI], DL LOOPNE AGAIN

> EXAMPLE



> EXAMPLE

CONSOLE MODE - DEBUG EX615.EXE	- 🗆 ×
- -E AOO:O 4, 6, 3, 9, 5, 6, D, F, 9 -D AOO:O F OAOO:0000 04 06 03 09 05 06 0D 0F-09 38 75 19 99 61 16 278ua. -G 17	•
AX=0A00 BX=0000 <u>CX=000B</u> DX=0005 SP=003C BP=0000 SI=0004 DI=0000 DS=0A00 ES=0B9D SS=0BAD CS=0BB1 <u>IP=0017</u> NV UP EI PL ZR NA PE NC 0BB1:0017 CB RETF -G	
Program terminated normally -	<b>•</b>

- String—series of bytes or words of data that reside at consecutive memory addresses
  - String instructions
    - Special instructions that efficiently perform basic string operations
    - Replaces multiple instructions with a single instruction
- Examples
  - Move string
  - Compare string
  - Scan string
  - Load string
  - Store string
  - Repeated string
- Typical string operations
  - Move a string of data elements from one part of memory to another-block move
  - Scan through a string of data elements in memory looking for a specific value
  - Compare the elements of two strings of data elements in memory to determine if they are the same or different
  - Initialize a group of consecutive storage locations in memory

Mnemonic	Meaning	Format	Operation	Flags Affected
MOVS	Move string	MOVSB/MOVSW	$((ES)0 + (DI)) \leftarrow ((DS)0 + (SI))$ (SI) $\leftarrow$ (SI) ± 1 or 2 (DI) $\leftarrow$ (DI) ± 1 or 2	None
CMPS	Compare string	CMPSB/CMPSW	Set flags as per ((DS)0 + (SI)) - ((ES)0 + (DI)) $(SI) \leftarrow (SI) \pm 1 \text{ or } 2$ $(DI) \leftarrow (DI) \pm 1 \text{ or } 2$	CF, PF, AF, ZF, SF, OF
SCAS	Scan string	SCASB/SCASW	Set flags as per (AL or AX) - ((ES)0 + (DI)) (DI) $\leftarrow$ (DI) $\pm$ 1 or 2	CF, PF, AF, ZF, SF, OF
LODS	Load string	LODSB/LODSW	$(AL \text{ or } AX) \leftarrow ((DS)0 + (SI))$ $(SI) \leftarrow (SI) \pm 1 \text{ or } 2$	None
STOS	Store string	STOSB/STOSW	$((ES)0 + (DI)) \leftarrow (AL \text{ or } AX) \pm 1 \text{ or } 2$ (DI) $\leftarrow$ (DI) $\pm 1 \text{ or } 2$	None

Move string instruction

• Used to move an element of data between a source and destination location in memory:

General format:

MOVSB—move string byte

- MOVSW—move string word
- Operation: Copies the content of the source to the destination; autoincrements/decrements both the source and destination addresses  $((DS)0+(SI)) \rightarrow ((ES)0+(DI))$
- (SI)  $\pm 1$  or  $2 \rightarrow$  (SI)
- (DI)  $\pm 1$  or 2  $\rightarrow$  (DI)
- Direction flag determines increment/decrement
- $DF = 0 \rightarrow autoincrement$
- $DF = 1 \rightarrow autodecrement$

MOV	AX, DATASEGADDR
MOV	DS,AX
MOV	ES,AX
MOV	SI, BLK1ADDR
MOV	DI, BLK2ADDR
MOV	CX,N
CLD	
MOVSB	
LOOP	NXTPT
HLT	
	Reset

NXTPT:

 Application example— The block-move program using the move-string instruction: 1. Initialize DS & ES to same value 2. Load SI and DI with block starting addresses 3. Load CX with the count of elements in the string 4. Set DF for autoincrement 5. Loop on string move to copy N elements MOVSB and LOOP replaces multiple move and increment/decrement instructions

Compare string instruction

• Used to compare the destination element of data in memory to the source element in memory and reflect the result of the comparison in the flags

• General format:

CMPSB,SW—compare string byte, word

 Operation: Compares the content of the destination to the source; updates the flags; autoincrements/decrements both the source and destination addresses

((DS)0+(SI)) - ((ES)0+(DI))

update status flags

(SI)  $\pm 1$  or 2  $\rightarrow$  (SI)

(DI)  $\pm 1$  or  $2 \rightarrow$  (DI)

Scan string instruction—SCAS

• Same operation as CMPS except destination is compared to a value in the accumulator (A) register

(AL,AX) - ((ES)0 + (DI))

	MOV MOV MOV MOV MOV CLD	AX,0 DS,AX ES,AX AL,05 DI,0A000H CX,0FH	<ul> <li>Application example—block scan:         <ol> <li>Initialize DS &amp; ES to same value</li> <li>Load AL with search value;</li> <li>DI with block starting address; and CX with the count of elements in the string; clear</li> </ol> </li> </ul>
AGAIN:	SCASB LOOPNE	AGAIN	DF 3. Loop on scan string until
NEXT:	:		the first element equal to 05H is found

Load string instruction

 $\boldsymbol{\cdot}$  Used to load a source element of data from memory into the accumulator register.

• General format:

LODSB,SW—load string byte, word

• Operation: Loads the content of the source element in the accumulator; autoincrements/decrements the source addresses

 $((DS)0+(SI)) \rightarrow (AL \text{ or } AX)$ 

update status flags

(SI)  $\pm 1$  or 2  $\rightarrow$  (SI)

Store string instruction—STOS

• Same operation as LODS except value in accumulator is stored in destination is memory

 $(AL,AX) \rightarrow ((ES)0+(DI))$ 

	AGAIN:	MOV MOV MOV MOV MOV CLD STOSB LOOP	AX,0 DS,AX ES,AX AL,05 DI,0A000H CX,0FH	<ul> <li>Application example— initializing a block of memory with a store string instruction: <ol> <li>Initialize DS &amp; ES to same value</li> <li>Load AL with initialization value; DI with block starting address, CX with the count of elements in the string; and clear DF</li> <li>Loop on store string until all element of the string are initialized to 05H</li> </ol> </li> </ul>
--	--------	---	--	---

How many times will this loop execute ?

• **Repeat** string—in most applications the basic string operations are repeated

- Requires addition of loop or compare & conditional jump instructions
- Repeat prefix provided to make coding of repeated sting more efficient
- Repeat prefixes
  - REP
  - CX  $\neq$  0 repeat while not end of string
  - Used with: MOVS and STOS
- REPE/REPZ
  - CX  $\neq$  0—repeat while not end of string,

and

ZF = 1—strings are equal

- Used with: CMPS and SCAS
- REPNE/REPNZ—Used with: CMPS and SCAS
  - CX  $\neq$  0—repeat while not end of string, and

ZF = 0—strings are not equal

Used with: CMPS and SCAS

Prefix	Used with:	Meaning
REP	MOVS STOS	Repeat while not end of string $CX \neq 0$
REPE/REPZ	CMPS SCAS	Repeat while not end of string and strings are equal CX ≠ 0 and ZF = 1
REPNE/REPNZ	CMPS SCAS	Repeat while not end of string and strings are not equal CX ≠ 0 and ZF = 0

.

		General format:     REPXXXX
MOV MOV MOV	AX,0 DS,AX ES,AX	Where: XXXX = one of string instructions • Examples: REPMOVB REPESCAS REPNESCAS
MOV MOV MOV CLD REPSTOSB	AL,05 DI,0A000H CX,0FH	<ul> <li>Application example initializing a block of memory:         <ol> <li>Initialize DS &amp; ES to same value</li> <li>Load AL with initialization value; DI with block starting address, and CX with the count of elements in the string</li> <li>Clear the direction flag for autoincrement mode</li> <li>Repeat store string until all elements</li> </ol> </li> </ul>

of the string are initialized to 05H

### > EXAMPLE


## 6.6 String and String-Handling Instructions -Repeat String Instructions

## > EXAMPLE

CONSOLE MODE - DEBUG EX617.EXE

DS:0 1F FF DS:20 3F 00 -D DS:0 3F OBB1:0000 FF FF FF-FF OBB1:0010 FF FF FF FF FF FF FF FF FF FF-FF FF FF FF FF FF OBB1:0020 00 00 00 00 00 00 00 00-00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00-00 00 00 00 00 00 OBB1:0030 00 00 -G 18 BX=0000 CX=0000 DX=0000 SP=003C BP=0000 SI=0020 AX=0BB1 DI = 0040DS=0BB1 ES=0BB1 SS=0BAD CS=0BB5 IP=0018 NV UP EI PL NZ NA PO NC OBB5:0018 CB RETF -D DS:0 3F OBB1:0000 FF FF FF FF FF FF-FF FF FF FF OBB1:0010 FF FF FF FF OBB1:0020 FF FF FF-FF FF FF FF FF FF FF OBB1:0030 FF FF FF FF FF FF FF FF-FF FF FF FF FF FF FF FF -G Program terminated normally •

## H.W. #6

## Solve the following problems from Chapter 6 from the course textbook: 1, 8, 14, 28, 39, 43