



مختبر منطق رقمي

للطالبة المبدعة
رزان قرمش

إرادة - ثقة - تغيير

* Digital logic lab


EXP 1+2 :-

* بالنسبة // output

high = 1 ← أفر ←

low = 0 ← أفر ←

Short ckt ← صافي ←



* AND $X \cdot Y = Z$

X	Y	Z
0	0	0
0	1	0
1	0	0
1	1	1


* OR $X + Y = Z$

X	Y	Z
0	0	0
0	1	1
1	0	1
1	1	1

* NOT $\bar{X} = Z$

X	Z
0	1
1	0

$F = \bar{X} \cdot Y + Z$




truth table


X	Y	Z	F
0	0	0	0
0	1	1	1
1	0	0	0
1	1	0	0

input X → not → AND → OR



Y → Z



$$F = X \cdot Y + \bar{E}$$



X	Y	Z	F
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	1




$$\rightarrow x \oplus y = x\bar{y} + \bar{x}y$$

$$\rightarrow \overline{x \oplus y} = xy + \bar{y}\bar{x}$$


$$\rightarrow \overline{xy} = \bar{x} + \bar{y}$$

$$\rightarrow \overline{x+y} = \bar{x} \cdot \bar{y}$$

NAND only:



NOR only:



XOR $A \oplus B = F$ F

X	B	F
0	0	0
0	1	1
1	0	1
1	1	0

المقتضى 0 ← 0
المقتضى 1 ← 1

XNOR $\overline{A \oplus B} = F$ F

A	B	F
0	0	1
0	1	0
1	0	0
1	1	1

المقتضى 1 ← 1
المقتضى 0 ← 0

* Simplification:

$$xy + \bar{x}y = y$$

$$x + xy = x + y$$

$$\bar{x} + xy = \bar{x} + y$$

$$x \oplus 0 = x$$

$$x \oplus 1 = \bar{x}$$

$$\overline{(x \oplus y)} = xy + \bar{x}\bar{y}$$

K-maps:

$$\Sigma(-, -, -, -)$$

فلا دالة

$$\overline{\Pi(-, -, -, -)}$$

هناك دالة

$$\Sigma(m_0, m_2)$$

هنا

$m_0 \rightarrow 1$
 $m_2 \rightarrow 1$

2 Variables

	x \ y	0	1
0	m_0	m_1	
1	m_2	m_3	

3-Variables

	x \ y \ z	00	01	11	10
0	m_0	m_1	m_3	m_2	
1	m_4	m_5	m_7	m_6	

4-Variables

	x \ y \ z \ w	00	01	11	10
00	m_0	m_1	m_3	m_2	
01	m_4	m_5	m_7	m_6	
11	m_{12}	m_{13}	m_{15}	m_{14}	
10	m_8	m_9	m_{11}	m_{10}	


بالحاولة نأخذ أي عدد من الجردية ~
والجردية فيه أي عدد من الجردية

Exp 3


: Multiplexer.

2x1, 4x1, 8x1, 16x1

output input




$$F = I_0 \bar{S} + I_1 S$$



S_0	S_1	S_2	F
0	0	0	I_0
0	0	1	I_1
0	1	0	I_2
0	1	1	I_3
1	0	0	I_4
1	0	1	I_5
1	1	0	I_6
1	1	1	I_7


Design 4x1 MUX



S_0	S_1	F
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3

$$[F = I_0 m_0 + I_1 m_1 + I_2 m_2 + I_3 m_3]$$

$$F = I_0 \bar{S}_0 \bar{S}_1 + I_1 \bar{S}_0 S_1 + I_2 S_0 \bar{S}_1 + I_3 S_0 S_1$$






MUX . نون I_0 I_1 I_2 I_3 *
 مخرج دوتى اشيك AND , NOT , OR

OR , NOT , AND

$$F(x, y, z) = \sum(0, 1, 4, 6)$$

$D_0, D_1, D_4, D_6 \rightarrow VCC (1)$

$D_2, D_3, D_5, D_7 \rightarrow GND (0)$



$$F(x, y, z, w) = \sum (1, 3, 4, 11, 12, 13, 14, 15)$$

X	Y	Z	W	F
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	0
0	1	0	1	0
0	1	1	0	0
0	1	1	1	0
1	0	0	0	0
1	0	0	1	0
1	0	1	0	1
1	0	1	1	1
1	1	0	0	1
1	1	0	1	1
1	1	1	0	1
1	1	1	1	1

$D_0 = W$

$D_4 = W$

$D_2 = \bar{W}$


$D_3 = 0$

$D_4 = 0$

$D_5 = W$


$D_6 = 1$

$D_7 = 1$




EXP 4 :- Decoder.

* Active high decoder without enable.



X	Y	D ₀	D ₁	D ₂	D ₃
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

* Active high decoder with active high enable




E	X	Y	D ₀	D ₁	D ₂	D ₃
1	0	0	1	0	0	0
1	0	1	0	1	0	0
1	1	0	0	0	1	0
1	1	1	0	0	0	1
0	X	X	0	0	0	0

0 ← E is 0
 1 ← E is 1


* Active high decoder with active low enable

E=1 is 0
 1 ← E is 1




E	X	Y	D ₀	D ₁	D ₂	D ₃
0	0	0	1	0	0	0
0	0	1	0	1	0	0
0	1	0	0	0	1	0
0	1	1	0	0	0	1
X	X	X	0	0	0	0

* Active low decoder without enable



X	Y	D ₀	D ₁	D ₂	D ₃
0	0	0	1	1	1
0	1	1	0	1	1
1	0	1	1	0	1
1	1	1	1	1	0


* Active low decoder with active high enable




E	X	Y	D ₀	D ₁	D ₂	D ₃
1	0	0	0	1	1	1
1	0	1	1	0	1	1
1	1	0	1	1	0	1
1	1	1	1	1	1	0
X	X	X	1	1	1	1

~~EXP 4 D0, D1, D2, D3~~

$$F = \Sigma(0, 1, 4, 5)$$




$$F = \Sigma(1, 2, 3, 4, 5, 6)$$




$$F = \Sigma(1, 2, 3, 4, 5, 6)$$

ORing
then
anding



Decoder (Active low)

led signal *



active low

input (10) $\rightarrow Y_5 = 0$

NAND key 11 low Active low *



$Y_0 - Y_7 \rightarrow 1$

OR key 11 low Active low *



Y_5 low

cancel Active high

$$F(x, y, z) = \sum(0, 2, 4, 7)$$



$$F(x, y, z) = \sum(1, 2, 4, 7)$$



EXP 4


→ Comparator.

A & B each one 4 Bits.


A₃ A₂ A₁ A₀
B₃ B₂ B₁ B₀

A > B (1)
OR
A < B (0)
OR
A = B (0)

↗ A > B نذائلا




* جابوتا ، Quiz ، في A ، (3)



في (3) في A ، switches ، في A

*adder

$$A+B = \text{out} + \text{sum}$$



* 4-bit adder

(+) Adder

(-) Subtractor (inverted inputs to adder)

① $C_0 = 0 \rightarrow$ adder

$C_0 = 1 (V_{cc}) \rightarrow$ sub

(invertor on B) (switches \rightarrow inverter \rightarrow B)


طريقة التاكيد



sub \leftarrow 1

add \leftarrow 0 (C0 inverted) XOR على

$F = A * 2$ (Using adder).




EXP 50: sequential ckt

* بالآية بجهنا بي ان JK Flip Flop

بين الصبيل ادرص ان D Flip Flop و T Flip Flop

عشان ان الصبيل انظرى

→ D-Flip Flop




+ve -ve D	D	Q(t+1)
	0	0
	1	1

D	Q(t)	Q(t+1)
0	0	0
0	1	0
1	0	1
1	1	1



$$D = Q(t)$$

→ T-Flip Flop



⊕ +ve -ve

T	Q(t)	Q(t+1)
0	NO change	
1	toggle	




T	Q(t)	Q(t+1)
0	0	0
0	1	1
1	0	1
1	1	0

$$Q(t+1) = T \oplus Q(t)$$

→ J-K Flip Flop

J	K	Q(t+1)	$\bar{Q}(t+1)$
0	0	No change	
0	1	Reset	
1	0	Set	
1	1	toggle.	



Q	Q+1	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

A	B	X	A*	B*	JA	KA	JB	KB
0	0	0	1	1	1	X	1	X
0	0	1	1	1	1	X	1	X
0	1	0	0	0	0	X	X	1
0	1	1	0	1	0	X	X	0
1	0	0	1	1	X	0	1	X
1	0	1	0	1	X	1	1	X
1	1	0	1	0	X	0	X	1
1	1	1	0	1	X	1	X	0

→ يحدد الجدول قيم B^* , A^* , A , B , X

1) يطلع KA , JB , JA
 2) يطلع B -map و يطلع B و A معاً

$JA = \bar{B}$

A	B	X	Y
0	0	1	0
0	1	1	0
1	0	X	X
1	1	X	X

$JB = \bar{B}$


A	B	X	Y
0	0	1	0
0	1	1	0
1	0	1	X
1	1	1	X

$KA = X$


A	B	X	Y
0	0	X	X
0	1	X	X
1	0	1	0
1	1	1	0

$KB = \bar{X}$

A	B	X	Y
0	0	X	X
0	1	X	X
1	0	1	0
1	1	1	0



$J_A = \bar{B}$
 $K_A = X$
 $J_B = B$
 $K_B = \bar{A}$



EXP 6
Counters

161 → up Counter
MSB(D) LSB(A)
DCBA

(0-F)

نوعه 10 11 3 11

3 - 10

0011
DCBA

Qd Qc Qb Qa

1 0 1 0

NOT باضه على


2-input NAND

دو دجيتي

2-input NAND

دي بطولتين

لبي الواحده




Exp-8 Registers

164 → 8-Bit serial in / parallel Out shift Register

166 → 8-Bit Parallel in / serial out

1944 → 4-Bit Bidirectional universal shift Register




switches.


A 6
10100110

CTS ↖ 1 bit
 CTS ↖ 0 bit
 CTS ↖ 1 bit
 ⋮
 0

8- Bit parallel in / serial out 166



4- Bit Bidirectional universal shift Register. (1944)



S0	S1	clock
0	0	SR
1	0	SL
1	1	loading

بیشتر در mood
 حساب وجود
 و بیک بجز 0 و 1
 در bit
 و نیز داده بیطابق
 با SR
 در CLK
 166