

تقدم لجنة EiCoM الاكاديمية

تلخيص لمادة:

منطق رقمي والكترونيات رقمية

جزيل الشكر للطالبة:

سارة ابو سارة




Ex Write the function that follows the truth table below.



Report sheet then combine IC chips according to the Logic CCT =

→ Using k-map:
 $2^3 = 8$ combinations (no. of input)

	MSB		LSB	
	A	B	C	F
m ₀	0	0	0	0
m ₁	0	0	1	0
m ₂	0	1	0	1
m ₃	0	1	1	1
m ₄	1	0	0	0
m ₅	1	0	1	0
m ₆	1	1	0	0
m ₇	1	1	1	1




$F = B + \bar{A}C$ → Logic CCT



Exp(3) Decoders & Counters

* Decoders →
[138]



$G_2 = L \rightarrow GND$
 $G_1 = V_{cc}$

Ex [from manual]

Design a logic CCT using an active low 2x4 decoder where

$F(A,B) = \sum(1,2)$ where F is an active HIGH function so



F is high when D_1 or D_2 are low

* Counter →
[193]




Synchronous Counter

- * IF the counter counts up:-
count up (5) → CLK
count down (4) → Vcc
- * IF the counter counts down:-
count down (4) → CLK
count up (5) → Vcc

Ex [from manual]

Design a logic CCT that counts [0-4] then back to 0 only if an input signal is




Q_1	Q_0	X	Q_1^+	Q_0^+	J_1	K_1	J_2	K_2
0	0	0	0	0	0	X	0	X
0	0	1	0	1	0	X	1	X
0	1	0	0	1	0	X	X	0
0	1	1	1	0	1	X	X	1
1	0	0	1	0	X	0	0	X
1	0	1	1	1	X	0	1	X
1	1	0	1	1	X	0	X	0
1	1	1	0	0	X	1	X	1

$J_1 = K_1 = XQ_0$
 $J_0 = K_0 = X$

Exp(1) Combinational Logic Gates

"inverter, and, or, xor"


* Inverter →
[04]



A	Y
0	1
1	0

$$Y = \bar{A}$$


* AND →
[08]



A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1

$$Y = A \cdot B$$


* OR →
[32]



A	B	Y
0	0	0
0	1	1
1	0	1
1	1	1

$$Y = A + B$$

* XOR →
[86]



A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0

$$Y = A \oplus B$$

$$= \bar{A}B + A\bar{B}$$


$A=B, [y=0]$

Exp(2) Sequential Logic Circuit [Using f/f's]

* D f/f → [74]

$$D_A = Q_A^+$$

D_A	Q_A^+
0	0
1	1



D T JK

Function Table

PR	CLR	CLK	D	Q^+	\bar{Q}
1	1	↑	0	0	1
1	1	↑	1	1	0


تحت
Vcc (high)

* JK f/f → [76]

$$Q_A^+ = J_A Q_A + \bar{K}_A \bar{Q}_A$$

J_A	K_A	Q^+
0	0	Q
0	1	0
1	0	1
1	1	\bar{Q}

(J_A, K_A → جدول function له!)
تحت



Function Table

PR	CLR	CLK	J	K	Q^+	\bar{Q}^+
1	1	⌋	0	0	Q	\bar{Q}
1	1	⌋	0	1	0	1
1	1	⌋	1	0	1	0
1	1	⌋	1	1	Ⓞ	Ⓞ

Vcc

toggle

* T f/f → JK f/f chip فنقدر نحصل عليها من قبل

[76]

$$Q_A^+ = T \bar{Q} + \bar{T} Q$$

J	K	Q^+
0	0	Q
1	1	\bar{Q}

J=K

← عنصرت شبكة ال JK ال سابقة
ليس بهاي اكتابة الفرق انو (J=K)


Recall

* 4 variable kmap:→

[A B C D]
 ↑ ↑
 MSB LSB

$2^4 = 16$ combinations

$m_0 - m_{15}$




(بیت 05)

* 5 Variable k-map:→


[A B C D E]

$2^5 = 32$ combinations

$m_0 - m_{31}$




گروہوں کے لیے ایک (one's)



گروہوں کے لیے ایک (one's)

Q_A	Q_B	X	Y	Q_A^+	Q_B^+
0	0	0	0	0	0
0	0	1	0	0	1
0	1	0	1	0	0
0	1	1	0	1	1
1	0	0	1	0	0
1	0	1	0	1	0
1	1	0	1	0	0
1	1	1	0	1	0



(4)

2 seq I/O

X/Y
 ↑ comb. input ↑ comb. output

(up & down) shift

← بالنسبة لـ (state Diagram) :- إذا جابولنا [state diagram] مد T.T


1- عدد الـ bits هو العاشر input [no. of seq input]

2- إذا كان بي سيم واحد واصل فيكون العداد [up or down] Combinational input فإعتد

3- إذا كان عندي سيم راجع وراجع فيكون العداد [up and down] Combinational input فإعتد
 down, 0 ←
 up, 1 ←

4- إذا كان عندي سيم راجع والواحد فقط يتغير عن ما سبق [up and down] يعني عندي 1 combinational input + 1 combinational output


بالعاشر
seq
بالأسيم
comb.



العداد (up and down) 1 comb. input

Φ_A	Φ_B	X	Φ_A^+	Φ_B^+
0	0	0	0	1
0	0	1	0	0
0	1	0	1	0
0	1	1	0	0
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	0

من الـ 1
يستنتج



العداد (up)

(A) Φ_A	$\Phi_B^{(B)}$	Φ_A^+	Φ_B^+
0	0	0	1
0	1	1	0
1	0	1	1
1	1	0	0

current state → Next state


ما بي داعي
لـ comb. input
صحيح

Ex) Design the logic CCT using D FF for state Q_A and JK FF for state Q_B so


Report sheet

Find: $D_A / J_B / K_B$?

* $D_A = Q_A^+ = X$ — direct way



$J_B = Q_A \cdot \bar{x}$



$K_B = Q_A \cdot \bar{x}$

لمن لا يحب $J_B = K_B = Q_A \cdot \bar{x}$ انه Toggle هو

Q_A	Q_B	x	Q_A^+	Q_B^+	D_A	J_B	K_B
0	0	0	0	0	0	0	x
0	0	1	0	0	0	0	x
0	1	0	0	1	0	1	0
0	1	1	0	1	0	1	0
1	0	0	1	0	1	0	x
1	0	1	1	0	1	0	x
1	1	0	1	1	1	0	x
1	1	1	1	1	1	0	x

current state input next state Excitation table



ملحوظة
 * بالرسوبه هاد اقلنا T.T جافه من كل شي
 بيض به توبه $[K_B / J_B / D_A]$
 اما من $kmap$ ←
 نلتني تاشي من بين ال inputs
 [direct way]

* ممكن ما يكونوا كاتبي ال (Excitation table)
 قننا اكله منيلاً لل Characteristic Equ
 اقلنا بكل F/f مطلوب.

$D_A = Q_A^+$
 $Q_B^+ = J_B \bar{Q}_B + \bar{K}_B Q_B$



ونض المبدأ اذا كانا موصلنا ال (Next states)

* قبل ما نشي ، ارم ال الوصل سيكونه



Part (3) : Forward Voltage

- LED
- diode
- Zener diode



$V_s > V_Z$ (diode on)
 $V_Z = 0.7V$

theoretically

Experimentally

* If $V_{in} = 3V$, find V_D ?

if $V_{in} = 3V$


$(V_D) - 3 + (10M)\overset{+0.7}{I_D} = 0 \rightarrow I_D = 2.3 \times 10^{-7}$

$V_D = 0.52V$

$V_D = 3 - (10 \times 10^6 \times 2.3 \times 10^{-7})$
 ≈ 0.7


Part (4) : Reverse Voltage

- LED
- diode (increase V_D with increasing V_s)
- zener diode (almost V_Z is constant with increasing V_s)



2] Zener Diode


definition →




Connection →

- ① forward bias : It works as a normal diode
- ② reverse bias : It allows the current to pass through it, when so

- * $V_s > V_z$
- * $I_z < I_{zmax}$



* حتى يمر الزنير دايم تيار في حالة الـ reverse bias أكبر من V_z ويكون التيار الناتج أقل من (I_{zmax}) وأقل من (I_{zmin}) - يعني أن اللاتشيت (بخطاب) - أو كـ إذا كنت الـ Practical



In this CCT, the bias type is the reverse bias

$$V_s > V_z$$

$$I_z < I_{zmax}$$

$$R_s = \frac{V_s - V_z}{I_{zmax}}$$

Examples ① → for the above CCT, if the zener diode works at (5V, 2W) to be used as a voltage regulator for (12V → 5V) !! ...

for $V_s = 12V > V_z (5V)$

$$I_{zmax} = \frac{2W}{5V} = 400mA$$


$$R_s = \frac{12-5}{400m} = 17.5 \Omega$$

بجانب زيها أو أكبر منها وكل ما زادت قيمتها كلما كانت أفضل (لأنه أنو التيار أقل من الـ max) $I_{zmax} > I_z$

② Reverse Bias


$$I_s = I_D = 0$$

عند غير التيار أثناء من البطارية I_s
منه $I_D = 0$ $I_s = 0$ $I_D = 0$




لا يتوصل التيار في الحالة العكس
مع التيار فتجلبت
المقاومة مع I_s
والتي هي فتزداد ال (depletion region)
في التيار كما في التيار العكس
تيار عكس

← هذه الحالة هي حالة التيار العكس (switched open / open CCT)



Examples ⇒

ex.1 Find V_D , I_D when $V_s = 0.7V$, $r_f = 10\Omega$?



Forward Bias

$$R_f = 990 + 10$$

(reference) $= 1000\Omega$
 $= 1k\Omega$

$$-4.7 + 0.7 + I_D(1k) = 0$$

$$I_D = 4mA$$

لأنه فرضنا صحيح Forward bias diode

$$V_D = 4.7 - 990(4m) = 0.74V$$


$$\text{or } = 0.7 + 10(4m) = 0.74$$

ex.2] Find V_D, I_D, P_D, V_{out} , when the diode is :

a- Ideal

b- $V_x = 0.6 V, R_f = 20 \Omega$

Forward bias




a) ideal diode \rightarrow

$$V_D = 0$$

(w/o r_f) $I_D = \frac{6V}{1k\Omega} = 6mA$

$$P_D = I_D V_D = 0 [W]$$

$$V_{out} = I_D R = (6m)(1k) = 6V$$



b) Real diode ($V_x = 0.6$)

$$-6 + 0.6 + 1020 I_D = 0 \rightarrow I_D = 5.3mA$$

$$V_D = 6 - 5.3(1) \cong 0.7V \checkmark$$

$$V_{out} = I_D R = (5.3)(1) = 5.3V$$

$$P_D = I_D V_D = 5.3(1) = 5.3W$$

IF $V_s < V_x$, by set $V_s = 0.5V$

$$I_D = \frac{0.5 - 0.6}{1020} < 0, \text{ diode is off}$$



$$\boxed{V_D, \text{ open CCT}} \\ \boxed{I_D = 0}$$

$$\Rightarrow -0.5 + V_D + I_D R = 0 \quad \text{(open CCT)}$$

$$\boxed{V_D = 0.5V} < V_x$$


Clippers → ليست لقطع جزء من موجة الاشارة أو كلها عند اختيار قيمة معينة

Ex




+ve half cycle → diode is off
[$V_{out} = V_{in}$]

-ve half cycle → diode is on
[$V_{out} = V_g = 0.7V$]





Ex






cut the -ve side of V_{in} at (-0.7V)

so, this will cut the +ve side of V_{in} at (0.7V)



Ex (manual)



+ve side





$V_a > 2.7$ $V_{dc} = 2V$ اذا كانت اعلى من

$V_a = 2 + 0.7 = 2.7V$

$V_{out} = V_{in}$

Exp(6) BJT


منطقة منطقة متغيرة (C) و (B)
 I_B تتغير عند تغير




المنطقة المتغيرة
 I_B
 I_C
 I_E

ال (Base)
 I_B
 I_C
 I_E

Common # Emitter




لا يزيد الترانزستور $V_B < 0.7$
 بتزويد كمية I_B بالتالي تسمح ل I_C بالمرور



$I_C = \beta I_B$ — in the active region

Ex (Report sheet)



Find $V_C, V_B, V_E, I_{CQ}, I_{BQ}, I_{EQ}, V_{CEQ}, V_{BEQ}?$

$V_C = V_{CE}$
 $V_{CE} = 12 - I_C(1K\Omega) = 7.62V$
 $I_{BQ} = \frac{0.47}{10K} = \frac{12 - 7.62}{1K}$
 $V_{BEQ} = 0.7V$
 $V_{CEQ} = 7.62V$

ex.3 Find I_D , V_D , P_D when $V_x = 0.7V$ (Si diode)

* assume diode is off

Voltage regulator method

$$V_{AB} = V_A - V_B$$


$$= \frac{6 \times 3}{3+3} - \frac{6 \times 2}{3+2}$$

$$= 0.6V < V_x \quad \left[\begin{array}{l} \text{zaman qurasi} \\ \text{off xalil} \end{array} \right]$$

$$I_D = 0$$

$$V_D = 0.6V$$

$$P_D = 0$$



→ when $V_x = 0.3V$ (Gr diode) / diode is on

$$I_1 = I_D + I_2$$

$$\frac{6 - V_A}{3k} = I_D + \frac{V_A}{3k} \rightarrow \frac{6 - V_A}{3k} = I_D + \frac{V_A}{3k}$$

$$I_4 = I_D + I_3$$

$$\frac{V_B}{2} = I_D + \frac{6 - V_B}{3}$$

$$V_A = 0.3 + V_B$$

$(0.3 + V_B) V_A$ \rightarrow V_A \rightarrow I_D

$V_B \rightarrow I_D$

V_A

ex.4 If $V_{x1} = 0.3V$, $V_{x2} = 0.7V$, then find:

I_{D1} , V_{D2} , V_{D1} , V_{D2} , P_{D1} ?

Forward bias

$$-10 + (5k)I_{D1} + 0.3 + (4k)I_{D1} + 0.7 + (1k)I_{D1} - 5 = 0$$

$$I_{D1} = 1.4 \text{ mA}$$

$$V_{D2} = V_{x2} = 0.7V$$


$$P_{D1} = [1.4 \times 10^{-3}] \times 0.3 = 0.42 \text{ mW}$$

$$-10 + (5k)(1.4 \times 10^{-3}) + V_{D1} = 0 \rightarrow V_{D1} = 3V$$

$$-10 + (5 \times 1.4) + 0.3 + (4 \times 1.4) + V_{D2} = 0 \rightarrow V_{D2} = -2.9V$$

$$-V_{D2} + 0.7 + (1 \times 1.4) - 5 = 0 \rightarrow V_{D2} = -2.9V$$

$$V_{D2} = -2.9V$$



3] LED, it's a PN Junction that allows the current to pass through it in one direction with a light

schematic →




يتميز بانبعاثه ضوء
عند مرور التيار
التيار الكهربائي
(الضوء)

form →




Report sheet


Part(1) : Diode characteristic Curve



Part(2) : Zener diode characteristic curve (نفس التجربة السابقة)




② Full wave rectifier : (bridge rectifier)



* during +ve half cycle \rightarrow D_1/D_2 is on
 D_3/D_4 is off

$[I_R = I_{D1} = I_{D2}]$ causing $V_{out} = I_D R$

KVL : $\left(\begin{matrix} V_{out} = V_s - 2V_\gamma \\ V_{out,max} = V_{sp} - 2V_\gamma \\ (V_m) \end{matrix} \right), I_D = \frac{V_s - 2V_\gamma}{R}$





$V_{avg} = \frac{V_m}{\pi}$





* during -ve half cycle \rightarrow

D_3/D_4 is on
 D_1/D_2 is off

$[I_R = I_{D3} = I_{D4}]$ causing $V_{out} = I_D R$





Peak inverse voltage (PIV) = $V_{sp} - V_\gamma$



Exp(5) Diodes' Applications (rectifiers)

Rectifiers → an electrical device that converts alternating current (AC) to direct current (DC).

① Half wave rectifier :




$$V_{dc} = \frac{V_{max}}{\pi} = 0.45 V_s$$


note

V_{out} Lagg V_{in} ، لأنه الـ V_{out} مستنفاً
 في بين ما V_{in} تغير
 مؤلفاً أكبر منه $0.7V$
 ليستل الـ بايو

In the report sheet ⇒




Filtered half wave rectifier → (Vdc) كلاس الـ



* لو طلقت قيمة R_L مستقلة تبار أكبر كلما زاد الـ ripple الـ V_{dc}

منه كذا اوله V_{out} أكثر ما يكون الـ dc بمرور قيمة (R_L) وقيمة (C)


Transistor as switch \rightarrow saturation region
 on \rightarrow off



* Switch open :


when $I_B = 0$

$$V_{out} = V_{CC}$$



* Switch closed :

at $I_B |_{sat}$
 $I_C (sat)$



$$V_{out} = V_{CE} = V_{CC} = 0.2 \approx 0V$$

saturation!!

Logic and Digital Electronics Lab.

Exp(4)

Diode types and Characteristics

- diode (real, ideal)
- Zener diode
- LED

definition →



يسمح للدايود بمرور التيار في اتجاه علامته فقط
منه ال (+) ال (-)

(التيار لا يتدفق في اتجاهه)



Connections →


① Forward Bias

when $[V_s > V_D]$


$V_D = 0.7, Si$
 $= 0.3, Ge$

حسب I_D في دائرة ال + ال -
عبر ال دايود


$I_D = I_s = I_{max}$



لا يتكون الفولتية المتجهة على ال دايود (منطقة depletion) أكبر من جهد ال دايود (V_D) لانه لا يتدفق التيار على ال [depletion region] وفي التيار عبر ال دايود



← لاجل اكمال ال دايود حركه (switch closed / short CCT)



انما كان التيار في
منه ال (+) ال (-)
عبر ال دايود لانه
تجه التيار سلبية او
جهد البطارية اقل من
 V_g يتكون ال دايود
 $I_D = 0$, off
open CCT

Forward Bias


diode is on $\leftarrow [I_D > 0] \leftarrow [V_s > V_g]$

diode is off $\leftarrow [I_D < 0] \leftarrow [V_s < V_g]$

so $I_D = 0$
open CCT, $V_D < V_g$

ملاحظة






Vdc لا تكون V_{out} في V_{dc}





ال ripple في V_{out} يسوي V_r و V_{avg} هي القيمة المتوسطة لـ V_{dc}
ال ripple في V_{out} يسوي V_r و V_{avg} هي القيمة المتوسطة لـ V_{dc}

- * ripple voltage (V_r) = $\frac{V_m}{2fRC}$ the voltage between charge & discharge.
- * ripple factor = $\frac{V_r}{V_{avg}}$

In the report sheet →



20 P-P
 $f=1\text{KHZ}$



theoretically
 $V_m = 10 - 2(V_z)$
 $= 10 - (2 \times 0.7)$
 $= 8.6 \text{ V}$

→ when adding the capacitor (1 μF)
the ripple voltage (V_r) = $\frac{V_m}{2(f)(C)(R)}$

$V_r \propto \frac{1}{fC}$
في V_r كلما زاد f و C قلت V_r