



تقدم لجنة EICoM الاكاديمية

دفتر لمادة:

معالجات و منكمات دقيقة

جزيل الشكر للطالبة:

سارة أبو سارة





PIC microcontrollers and embedded systems

Ch.1 The PIC microcontrollers :

1.1 micro controller and embedded processors →

- Embedded systems : الأنظمة المدمجة it means that the application and processor are combined into a single system. It's called a (dedicated system) because it's dedicated to doing one type of job. نظام مخصص
- Microcontroller (uc) VS microprocessor (up) : "مدمج" vs "معالج"



a) General purpose Microprocessor system

- it has no (RAM, ROM, ...) [many chips]
- for example (Intel x86, Pentium)

* [MC] based system is cheaper than general purpose [MP]

b) Microcontroller [embedded system]


- For home uses
- it's an one chip has a CPU with (RAM, ROM, ...) are embedded together.
- doesn't use in the high processing لا يحتاج للتطوير بعد كل فترة لأنو

- Choosing a ucontroller ⇒

The 5 major 8 bits [8 wires at databus]

ما بيترافقوا مع بعض البرامج التي بيشتغل على واحد منهم على الأخر


- ① Freescale semiconductor's (formerly Motorola) [68HC08/68HC11]
- ② Intel's 8051 → [887 for 16 bits]
- ③ Zilog's Z8
- ④ Atmel's AVR
- ⑤ PIC from microchip Technology



أصله على قسمة دقة (8-bits)


^{معايير} Criteria for choosing ucontroller ⇒

① Meeting the computing needs of the task at hand efficiently and cost effectively, by: ^{على الأتي بيفكر الحاسبة} ^{من حيث}

- * determine it's type, (8 bit), 16 bit or 32 bit
 - * speed [سواء سرعة ال (mc) أو سرعة زيودها] by width and mega Hertz
 - * packaging ⁱⁿ → dual inline package (DIP) [40 pin]
 - ↳ quad flat package (QFP) ^{ترابطة رابعة} []
- ← ^{هالتي معني} (assembling, space, and prototyping the end) Products

- * power consumption for battery powered products.
- * The amount of RAM and ROM on the chip.
- * The no. of I/O pins and the timer on the chip.
- * Cost per unit, for production process needs.
- * Ease of upgrade, to a higher performance or lower power consumption for design process needs.

② Availability of software & hardware development tools
[How easy mc is to develop products around it?]



③ Wide availability and reliable sources of the ucontroller.

- ↳
- توفر أكثر من مصدر لل (mc)
 - بجني المقيم هو رهن لقطعة معينة فنقدر نعمل على السعر المناسب والأرضه بالبقاء لتوفر عدة أنواع ومصادر لها...

1.2 Overview of the PIC18 family

- An [8 bit] mc called PIC is introduced 1989 by Microchip Technology Corporation
- It includes "in one chip"
 - small data RAM [for temporary data], *بيانات مؤقتة*
 - Few bytes of ROM [for permanent data], *It's a code program (SW)*
 - One timer
 - I/O ports

PIC18 has (26) chips

PIC18 Features

① RISC Architecture [Reduced Instruction Set Computer]

In: Cellular phones and tablet computers.

② On chip code ROM and Data RAM, Data EEPROM [Electrically Erasable Programmable Read Only Memory] *"non volatile memory"*

* EEPROM used to store relatively small amounts of data but allowing individual bytes to be erased and reprogrammed.

③ Timers

④ ADC

⑤ USART [Universal Synchronous and Asynchronous receiver-transmitter] *device that can be programmed to communicate sync. and async. (For serial data transfer)*


→ intel
→ zilog

البيانات التي بين ال width [Pulse with modulation] *البيانات التي بين ال width*


؟ DAC (mc) ال *بيانات التي بين ال* (power density) *البيانات التي بين ال*

[because it's replaced by PWM that changes in signal width, thus the power density]

Simplified view of a PIC mc



⇒ Microcontroller has lots of forms depending on its features :



PIC mc program ROM ⇒

- PIC exists in terms of different speed and the amount of on-chip RAM/ROM
- In ucontroller, the ROM is used to store programs so it's called [program] or [code] ROM
- PIC 18 has (can support up to) 2 megabytes of program (code) ROM space
- The program ROM size can vary from [4K - 128K] depending on the family member.
- The PIC18 program ROM is available in different memory types such as :

1) Flash [PIC18FXXX], used for product development (التي لها قدرة على مسح الذاكرة بتوانية فقط وبالتالي)
 عالية
 (IF's eliminate wasting time needed to erase the chip thus speeding up the development time)

- * To use the PIC18F to develop a mc based system :
- requires a ROM burner that supports flash memory.
 - it doesn't require a ROM eraser because flash is an EEPROM
 - it doesn't require separate erasable to program it again needs because the ROM programmer itself erase the entire contents of ROM

2) UV-EPROM [ultraviolet EPROM] →

To use it for development, it requires ① access to a PROM burner

② UV-EPROM eraser to erase the contents of ROM

[لكنها تقوم بعملية المسح خلال (20 min) مقارنة مع الفلاش السريعة جداً]

by the window of it that allows the UV-light to erase the ROM

3] One Time programmable [OTP] → [PIC18CXXX] ^{→ indicates the OTP ROM}

- cheaper than flash
- used for mass production

كيس

You can't reprogram it if you want to modify your program

4] Masked

مكس

- It's the cheapest of all types, if the unit no.'s are high enough because there's a minimum order for the masked version of the PIC uc.
- Program will be burned into the PIC chip during the fabrication process

← مكي، مكس

PIC mc data RAM and EEPROM ⇒

[to store program (code) ← ROM] مكي، مكي، مكي

- RAM
- The RAM space is used for (data storage).
 - The PIC18 has a max. of 4096 bytes (4K) of data RAM space
 $1K = 1024 \text{ bytes}$
 - The data RAM space has two components so "file register"
 - ① GPR (general purpose RAM) → [varied from chip to chip]
 - it's used for read/write scratch pad and data manipulation
 - it divided into banks of 256 bytes each
 - ② SFR (Special Function Registers) →
 - they are fixed and every mc must have them.
 - Some of PIC's have a small amount of EEPROM [ROM, مكي] that used for critical data storing.

mc مكي، مكي، مكي

* Abbreviations * مكي، مكي [from PIC18 family table]

PWM ≡ Pulse With Modulation

CCP ≡ capture/compare/PWM

SPI ≡ serial peripheral Interface

I²C ≡ Inter-Integrated Circuit

USB ≡ Universal Serial Bus

LIN ≡ Local Interconnect Network

CAN ≡ Controller Area Network

PMM ≡ Power managed Mode

* other peripherals so

+ ADC

+ serial or ethernet interface

+ USART

(5)

PIC microcontrollers and embedded systems

Ch.2 PIC Architecture and Assembly Language Programming

- CPUs use many registers to store information temporarily. That information could be
 - a byte of data to be processed.
 - an address pointing to the data to be fetched. *لقيم جديدا*

To program in Assembly language, we must understand the registers and architecture of a given CPU and the role they play in processing data ⇒ Reg. in mp

- PIC mc have many registers for arithmetic and logic operations such as
 - WREG reg. "the widely used"
 - PIC file reg. → General-purpose reg. (GPR)
 - Special function reg. (SFR) *المخصص*⇒ Reg. in mc *RAM*


recall) Registers *هو ذاكرة سريعة تستخدم لتخزين المعلومات*
في المعالج حيث يمكن القراءة والكتابة
فهذه لتلك سعة بالسجلات ← خاصة الذاكرة
← خاصة الذاكرة
أنواعها (Parallel in/Parallel out)
(Serial in/Serial out)

Note Intel has 4 registers

2.1 The WREG register in the PIC (Working Register)

The vast majority of PIC reg. are 8 bit reg.

* In the PIC there is only one data type : 8 bit
 any data larger than 8 bits must be broken into 8 bits chunks before it's processed



* The WREG reg. is the same as the accumulator in other microprocessors

WREG reg. instructions go


① MOVE

- MOVLW [Syntax Error]
 * it moves 8 bit data into WREG


MOVLW K / move literal value k into WREG

K is an 8 bit value that can range from (0-255) in decimal. (00-FF) in hexadecimal.

Ex * MOVLW 25H
 move literal value 25H into WREG (WREG=25H)



* MOVLW A5H (WREG = A5H)



Q: Is the following code correct?

- ① MOVLW 9H → 09H
- ② MOVLW A23H → more than 8 bits Syntax Error


② ADD

- ADDLW [Syntax Error]


ADDLW K / Add literal value k to WREG

immediate

Ex * MOVLW 12H




ADDLW 16H




16H + 12H = 28H

ADDLW 11H



28H + 11H = 39H

ADDLW 43H




39H + 43H = 7CH

* overflow (overflow) if the result is more than 8 bits Syntax Error

* MOVLW 0H Syntax Error

← الطريقة التي يتم فيها تنفيذ Commands ← add ← move ← Immediate (Literal) addressing mode
 ← القيمة التي يتم فيها تنفيذ Value ← Instruction

* PIC WREG and ALU Using Literal : [Parallel in the chip itself]



Note CPU efficiency : [تحدد سرعة الكمبيوتر أداة] (ALU, CU + buses)

Review Questions

- Write instructions to move value 34H into the WREG reg.?
MOVLW 34H
- Write instructions to add 16H and CDH. place the result in the WREG reg.?
MOVLW 16H
ADDLW CDH
- No value can be moved directly into the WREG reg. False [it moves directly]
- What's the largest hex value that can be moved into an 8 bit register? and what's the decimal equivalent of that hex value?
FF in hexadecimal
255 in decimal
- The vast majority of registers in the PIC are 8 bits.

2.2 The PIC file register « RAM » الرمز لغة
(5) فذا السابز
الأول

- * They're the second type of PIC registers
- * They're called (data memory space) which is read/write memory. (static RAM)

[سويت سكرنا للتميز بينها وبين ال ROM (program memory space) (code)]

- * The file register is read/write memory used by the CPU for data storage, scratch pad, and registers for internal use and functions.
- * The file reg. data RAM varies from chip to chip
لكن عدد الأعداد هي سواء بتراوح [32 bytes → several thousands bytes] أنواع مختلفة

so it has a size-byte width as in WREG Reg.

سويت سكرنا بالاشارة الأول

The file register data RAM in PIC is divided into two sections:

① GPR (general purpose registers or RAM)

- * they're a group of RAM locations that are used for data storage and scratch pad.
- * Each location is 8 bits wide, [وينجزن أي مجموعة لفاة 8 bits]
- * The no. of these locations in GPR varies from chip to chip.

ميزة

- ① Larger than SFR
- ② Difficult to manage them by using assembly language.
- Easier to handle them by C compiler.

* The microchip website provides the data RAM size, which's the same as GPR size

② SFR (special function registers)

- * They are 8 bit registers.
- * They are dedicated to specific functions [ALU status, timers, serial communication, I/O ports, ADC, ...]
- * The functions of SFR are fixed by the CPU designer at the time of design because ⇒ It's used for control of mc or peripheral.
- * The no. of locations in the file reg. (SFR) depends on:
 - ① the pin no.'s
 - ② peripheral functions supported by that chip
 ويتعلق هالعدين من شوية لأخرى

NOTE In a PIC chip, no more than 100 bytes used for SFRs
والباقي بيكون ال GPR

(4)

File reg. (bytes) = SFR (bytes) + GPR (bytes)

File Register Size

	File register (bytes)	SFR (bytes)	GPR (bytes)
PIC12F508	32	7	25
PIC16F84	80	12	68
PIC18F220	512	256	256
PIC18F452	1792	256	1536
PIC18F2220	768	256	512
PIC18F458	1792	256	1536
PIC18F8722	4096	158	3938
PIC18F4550	2048	160	1888

max. size of data RAM space (4K)

فكرة سؤال
 في كل بطننا حجم الـ File register نوع PIC موزع على الـ SFR وبقية الـ GPR وبقية الـ memory للآخر

Ex: For PIC18F4550 has 160 SFR byte, while its file reg. size is an 2048 bytes. Calc. its GPR size?


$$\begin{aligned} \text{GPR size (bytes)} &= 2048 - 160 \\ &= 1888 \text{ bytes} \# \end{aligned}$$

* What's the difference between GPRAM and EEPROM?

general purpose RAM ← [RAM موجود في الـ PIC]
 Electrically Erasable programming ROM ← [التين موجود في الـ PIC]

GPRAM → used for internal data storage by the CPU [لا يتغير بتغير الـ PIC]
 EEPROM → considered as an add-on-memory that one can also add externally to the chip. [موجودات بتغير بتغير الـ PIC]

File Register for PIC, example:




File register and access bank in the PIC18


data RAM space is

- The PIC18 Family can have a max. of 4096 bytes (4K) it has addresses (000-FFF)H
- It's divided into 256 byte banks [$2^8 = 256$ byte; 8 bits], so we can have up to a max. of 16 banks ($16 \times 256 = 4096$ bytes)
- At least there's one bank for the file register in PIC18 family known as default "access bank"
- Bank switching is a method used to access all the banks that have more than the minimum access bank of the file reg. for PIC18 family. (more than 256 bytes)


* File Register for PIC18 Family



a) max. space of file reg. (data RAM) in PIC18F (4096 byte)




b) File reg. allocation between GP RAM and SFR according to the chip itself cuz we don't need all of this amount sometimes.



c) data memory map

address | data |
(memory) |
File Reg




d) access bank

* The 256 bytes access bank is divided into 2 equal sections (128 bytes) that they're given to → GPR
↳ SFR

(GPR) • From (00H-7FH) → are set for GPR, used for read/write storage and scratch pad. that can be accessed directly by its address

(SFR) • From (F80H-FFFH) → used for SFR

* Data memory map :




* When $a=0$ → The BSR (Bank select Reg.) is ignored and the access bank is used.

The first 96 bytes are GP RAM (from bank 0)

$$\left[\text{SFR} \leftarrow (160 \text{ bytes}) \right] \text{ (from bank 15)}$$


* When $a=1$ → The BSR specifies the bank used by the instruction



Note RAM space memory = 4096 bytes = 4k

$$4096 = 2^4 \times 2^{10} \quad [12 \text{ bits}]$$

4 ← 1024



[000H
:
FFFH]

Hexa =

Software address = 7 bits
address = 7 bits

not used
address = 8 bits

2.3 Using Instructions with the default access bank :

* As we mentioned before, the addressing modes are →

① Immediate „Literal,
 instruction's value //

[ADDLW, MOVLW]

W : indicates for WREG

② Register

It allows to access other locations in the file reg. for ALU & for other operations.


[MOVWF, ADDWF], MOVF, MOVFF, COMF
 INCF, DECF

F : indicates for file reg.

a) MOVWF instruction → [فوزج لـ WREG لـ الألة وبتين]
 E J

* It tells the CPU to copy the source reg. (in WREG) to a destination in the file reg. (F), so after that they have the same value.

SFR → GPRAM



MOVLFW : data
 address
 MOVWF : address
 data
 التي لـ WREG

EX

① The following program first loads the WREG with value 55H, then moves it around to various SFRs of ports B, C, and D :

→ MOVLW 55H : [WREG=55H] WREG لـ 55H
 MOVWF PORTB : COPY WREG to PORT B [PORTB=55H] are SFRs
 MOVWF PORTC : = = = = C [= C = 55H]
 MOVWF PORTD : = = = = D [= D = 55H]

② The following program will put 99H into locations 0-4 of the GPR region in the file reg. :

→ MOVLW 99H : WREG = 99H
 MOVWF 0H : COPY 99H (move) to location 0H
 MOVWF 1H
 MOVWF 2H
 MOVWF 3H
 MOVWF 4H

Address	Data
000	99
001	99
002	99
003	99
004	99

Ex(2.1) State the contents of file reg. RAM locations after

Following program :

```

MOVLW 99H
MOVWF 12H
MOVLW 85H
MOVWF 13H
MOVLW 3FH
MOVWF 14H
MOVLW 63H
MOVWF 15H
MOVLW 12H
MOVWF 16H
    
```



Address	Data
012H	99
013H	85
014H	3F
015H	63
016H	12

← إلى تنفيذ البرنامج

* الهدف من الـ MOVWF انو هو دايماً فنقل data من WREG الى file reg. (GP-RAM) من خلال نقل الـ data الى الـ (GP-RAM) [ليس فنقل الـ WREG بل الـ data]

⇒ ADDWF Instruction :

- * it adds together the contents of WREG and a file reg. location that can be one of the SFRs or GPR.
- * the destination for the result can be the WREG or the file reg.



Ex(2.2) State the contents of file reg. RAM locations 12H and WREG after the following program :


```

MOVLW 0
MOVWF 12H
MOVLW 22H
    
```

(WREG = 22) (012H = 22)
 (WREG = 22) (012H = 44)
 (WREG = 22) (012H = 66)
 (WREG = 22) (012H = 88)

```

ADDWF 12H, F ← address
ADDWF 12H, F
ADDWF 12H, F
ADDWF 12H, F
    
```



Address	Data
012H	0 22H 44H 66H 88H AAH


22 + 88 = 10AH

$$\begin{array}{r} 00100010 \\ + 10001000 \\ \hline 10101010 \\ \text{10AH} \end{array}$$

(WREG = 22) MOV LW 22H
 (WREG = 0) ADDWF 12H, F
 (WREG = 22) ADDWF 12H, W
 (WREG = 44) ADDWF 12H, W

لو كان البرنامج السابق

	Address	Data
①	012 H	22
②	012 H	22 22
③	012 H	22 22



or

MOV LW 0
 MOV WF 12H
 MOV LW 22H




	Address	Data
	012 H	22

(WREG = 22) ADDWF 12H, F = 22
 (WREG = 22) ADDWF 12H, W = 44
 (WREG = 44) ADDWF 12H, W

Figure (2-5) : WREG, file reg., and ALU in PIC18

حرف
للاصفان
حرف



* الى بيروج ميانى (status Reg.)

Negative ←

(ove) = 1 ← overflow

Zero
Digital Carry
Carry

they occur after the operation ALU

وجود بالنتيجة تبع لبيك نفس
كل و ص و ص
فنت

b) COMF instruction →

[COMF Filereg, Address D]

Destination Bit = $\begin{bmatrix} F, 1 \\ W, 0 \end{bmatrix}$

* It tells the CPU to complement the content of filereg. and places the results in WREG or in file reg.

Ex In the following program, put 55H into WREG and then send it to SFR location of port B, then its content is complemented.

```

→ MOVLW 55H           [WREG = 55H]
  MOVWF PORTB         [PORTB = 55H]
  COMF PORTB, F       [PORTB = AAH]
  
```

Ex(2.4) Write a simple program to toggle the SFR of PORTB continuously forever → Loop forever

```


→ MOVLW 55H           [WREG = 55]
  MOVWF PORTB
  [B1 COMF PORTB, F]
  GOTO B1
  
```

Address	Data
Port B ← F81H	55 AA
Port C ← F82H	10 50
Port D ← F83H	

Label 1 is command code

Remember

Binary	H
0 0 0 0	0
0 0 0 1	1
0 0 1 0	2
0 0 1 1	3
0 1 0 0	4
0 1 0 1	5
0 1 1 0	6
0 1 1 1	7
1 0 0 0	8
1 0 0 1	9
1 0 1 0	A
1 0 1 1	B
1 1 0 0	C
1 1 0 1	D
1 1 1 0	E
1 1 1 1	F



* Loop forever
 عند الانتهاء اليه بنا اياه
 ليتر (Label) من ليتر
 GOTO L1
 Not reserved word

c) DECF instruction →

[DECF file reg. , Address]

* It tells the CPU to decrement the content of file reg. and places the results in WREG or in file reg.

القيمة من الذاكرة (-1)

Ex In the following program, put the value 3 into file reg. location 0x20, then the value is decremented and placed in file reg.

it's an address not a data

```

MOVLW 3H
MOVWF 20H
DECF 20H, F
DECF 20H, F
DECF 20H, F
DECF 20H, F
    
```

WREG
3

Address	Data
020H	3
	Z
	+
	X
	FF (-1)

```

MOVLW 3H
MOVWF 20H
DECF 20H, W
DECF 20H, W
DECF 20H, W
DECF 20H, W
    
```

WREG
3H
Z
X
FF


Address	Data
020H	3H

تغيير في الذاكرة
File Reg. على الذاكرة

d) MOVF instruction →

[MOVF file Reg, Address D] = $\begin{cases} 0, \text{Copy file reg. content to WREG} \\ 1, \text{the content is copied to itself of the file reg.} \end{cases}$

* We use this instruction to bring data into WREG from I/O pins, and sometimes use it to copy file reg. to itself for the purpose of testing file reg. contents (status updating process) [When D=1]



Ex(2.5)

Write a simple program to get data from the SFRs of PORT B and send it to the SFRs of PORT C continuously :-

```

AGAIN MOVF PORTB, W
      MOVWF PORTC
      GOTO AGAIN
    
```

← address label

WREG
XX

← Not Reserved Word "Label"

Address	Data
F81 H	XX
F82 H	XX
F83 H	



Ex(2.6)

Write a program to get data from the SFRs of PORT B. Add the value 5 to it and send it to the SFRs of PORT C :-

```

MOVF PORTB, W
ADDLW 05H
MOVWF PORTC
    
```

MOVF: bring data from Port B into WREG
ADDLW: add 5 to WREG
MOVWF: Copy WREG to Port C





Address	Data
F81 H	55H
F82 H	
F83 H	

e) MOVFF instruction →

* It copies data from one location in file reg. to another location in file reg. "Without going to WREG."

MOVFF source file reg. / destination File Reg.



Ex(2.7) Write a program to get data from the SFRs of Port B and send it to the SFRs of Port C continuously %

→ ~~AGAIN~~ AGAIN MOVFF PORTB, PORTC
GOTO AGAIN

copy data from Port B and send it to Port C

keep doing it forever

WREG
XX

Address	Data
F81H	XX XX
F82H	XX

Review Questions

1] True or False :

* The access bank is 256 bytes divided evenly between GPRs and SFRs. T

* No value can be moved directly into GP-RAM. T

2] Write instructions to add the values 16H and CDH. Place the result in location 0 of the file reg. ?

MOVLW 16H
MOVWF 0
MOVLW CD
ADDWF 0H, F

3] What's the largest hex value that can be moved into a location in the file reg. and what's the decimal equ. ? **FF, 255**

4.] [ADDWF PORTB, W] puts the result in WREG.

2.4 PIC Status Register

* "Status Register" is a flag register in PIC that indicating arithmetic conditions such as the carry bit.

PIC18 Status Register

→ The status reg. is an 8 bit reg., only 5 bits of them are used by the PIC18


the 3 bits others are unimplemented and read as 0.

→ 5 bits used called [Conditional Flags] معنى هذا انهم

they indicate some conditions that انهم result after an instruction is executed.

they're 20

- ① D_0 (C) → carry flag
- ② D_1 (DC) → Digital Carry Flag
- ③ D_4 (N) → Negative flag
- ④ D_3 (OV) → Over Flow Flag
- ⑤ D_2 (Z) → zero flag



* بينما عند كل واحد منهم ← 0, 1
 ← 1, 0 (flag) نفسه وليس.
 ← 1, 1 (flag) نفسه وليس.

Flags Condition

- 1 Carry flag → It's set whenever there's a carry out from the D₇ bit.
- 2 Digital Carry flag → It's set whenever there's a carry from D₃-D₄ during an ADD or SUB operation
- 3 Zero flag → It's set when the result is zero, then Z=1
 " " isn't zero, then Z=0
- 4 Over flow flag → It's set whenever the result of a signed no. operation is too large

5. Negative Flag \rightarrow It's set whenever the D_7 bit is one, $N=1$ / ^{لعل} ^{البتة} ^{سالبة}
 IF $\Rightarrow \Rightarrow \Rightarrow$ zero, $N=0$ / ^{البتة} ^{موجبة}

Ex(2.8) Show the status of the C, DC, Z, N and OV flags after the addition of 38H and 2FH in the following instructions \Rightarrow

```

MOV LW 38H
ADD LW 2FH
-----
 38H   : 00111000
+ 2FH   : 00101111
-----
= 67H   : 01100111
          6 7 H
  
```

D	C	B	A	
0	0	0	0	0
0	0	0	1	1
0	0	1	1	3
0	1	0	0	4
0	1	0	1	5
0	1	1	0	6
0	1	1	1	7
1	0	0	0	8
1	0	0	1	9
1	0	1	0	A
1	0	1	1	B
1	1	0	0	C
1	1	0	1	D
1	1	1	0	E
1	1	1	1	F

- ① $C=0$, (D_7) or [carry bit] is 0
- ② $DC=1$, [D_4-D_3] or (carry) is 1
- ③ $Z=0$, because the WREG has a value other than zero after the addition
- ④ $N=0$
- ⑤ $OV=0$

Ex(2.9) Show the status of the C, DC, Z and OV flags after the following instructions \Rightarrow

```

MOV LW 9CH
ADD LW 64H
-----
 9CH   : 10011100
+ 64H   : 01100100
-----
= 00000000
          C
  
```

- $C=1$
- $DC=1$
- $Z=1$
- $OV=0$

Review Questions

1. The flag register in the PIC is called the Status Register
2. What's the size of the flag register in the PIC? 8 bits
3. Which bits of the status Register are unused? 3 bits [D5-D7]
4. Find the C, Z and DC flag bits for the following codes:

*
$$\begin{array}{r} \text{MOVLW } 9FH \\ \text{ADDLW } 61H \end{array} \rightarrow \begin{array}{r} \textcircled{1} 1111111 \\ 1001111 \\ 01100001 + \\ \hline 10000000 \end{array}$$

$$\begin{bmatrix} Z = 0 \\ C = 1 \\ DC = 1 \end{bmatrix}$$

*
$$\begin{array}{r} \text{MOVLW } 82H \\ \text{ADDLW } 22H \end{array} \rightarrow \begin{array}{r} 10000010 \\ 00100010 + \\ \hline 10100100 \end{array}$$

$$\begin{bmatrix} Z = 0 \\ C = 0 \\ DC = 0 \end{bmatrix} \rightarrow \begin{array}{l} \text{انك 8} \\ \text{و } D_2 \text{ في } [D_4-D_3] \end{array}$$

*
$$\begin{array}{r} \text{MOVLW } 67H \\ \text{ADDLW } 99H \end{array} \rightarrow \begin{array}{r} \textcircled{1} 1111111 \\ 01100111 \\ 10011001 + \\ \hline 10000000 \end{array}$$

$$\begin{bmatrix} Z = 1 \\ DC = 1 \\ C = 1 \end{bmatrix}$$

2.5 PIC Data Format And Directives «Supported by PIC assembler»

* There's one data type (8bits - 1byte)

* It's the job of the programmer to breakdown data larger than 8bits.

* Data type $\begin{cases} \rightarrow +ve \\ \rightarrow -ve \end{cases}$

* Data Format representation ::

① Hex numbers \rightarrow

• use h (or H) right after the no. (MOVLW 99H)

• put 0x (or 0X) in front of the no. (MOVLW 0x99)

• put nothing in front or back of the no. (MOVLW 99)

• put h in front of the no., but with single quotes around the no. (MOVLW h'99')

notes

ADDLW E5H \rightarrow invalid (OE5H)

ADDLW 6H \rightarrow valid

MOVLW C6 \rightarrow invalid (OC6)

⚠
لاحظ انو ما بيلى العدد
بالهيكسا بالأمون (A-F)
لازم عيساره يكون في 0
لعبس ما يكون فله برقم
بفرضه انه نفسه انوني موز

② Binary numbers \rightarrow

• B'10010101' [the lowercase b will also work]

③ Decimal numbers \rightarrow

• D'12' [the lowercase d will also work]

• .12

④ ASCII character \rightarrow «American Standard Code for Information Interchange»

• A'12' [the lowercase a will work also]

صنات ال
machine language
زي ال الكومبيوتر

Assembler Directives

What is the difference between instructions and directives?

Instruction → tell the CPU what to do

directives (pseudo-instruction) → give directions to ^{the} assembler.

Example :-

① EQU → Defines a constant, or fixed address.
(equate) _{value}

ex [COUNT EQU 0x25
 MOVLW COUNT] → WREG = 25H
(the WREG will be loaded with the value 25H)

② SET → Defines a constant value or fixed address. (EQU ji de) but it can reassigned later.

Using EQU for fixed data assignment

Data 1 EQU 39 → hex data is default
Data 2 EQU 0x39
Data 3 EQU 39H
Data 4 EQU H'39'
Data 5 EQU h'39'

Data 6 EQU b'00110101' → Binary (35 in hex)
Data 7 EQU B'00110101'

Data 8 EQU D'28' → Decimal (1C in hex)
Data 9 EQU d'28'

Data 10 EQU A'28' → in ASCII character
Data 11 EQU a'28'
Data 12 EQU '28'

Using EQU for SFR address assignment :-

this program is for PIC18 family
لأنه من عائلة PIC18
PIC16
PORTB عنوان رجسٹر
والتالي رجسٹر
عنوان رجسٹر PORTB

COUNTER EQU 0x00 → COUNTER = 00H
PORTB EQU 0xFF6 → SFR PORTB address
MOVLW COUNTER → WREG = 00H
MOVWF PORTB → PORTB = WREG = 00H
INCF PORTB, F → PORTB = 01
INCF PORTB, F → PORTB = 02
INCF PORTB, F → PORTB = 03

and re-assemble the program and run it.

Using EQU for RAM address assignment (GPRAM)

MYREG EQU 0x12 → assign RAM loc to MYREG

MOVLW 0 → WREG = 0H

MOVWF MYREG → MYREG = 0H

MOVLW 22H → WREG = 22H

ADDWF MYREG, F → MYREG = 0 + 22 = 22H

ADDWF MYREG, F → MYREG = 22H + 22H = 44H

ADDWF MYREG, F → MYREG = 44H + 22H = 66H

ADDWF MYREG, F → MYREG = 66H + 22H = 88H

* The following program will move value 9 into RAM locations 0-4, then add them together and place the sum in location 10H:

MYVAL EQU 9 → MYVAL = 9
 R0 EQU 0 → assign RAM addresses to R0
 R1 EQU 1 → to R1
 R2 EQU 2 → to R2
 R3 EQU 3 → to R3
 R4 EQU 4 → to R4
 SUM EQU 10H → 10H → $10_{16} = 16_{10}$

MOVLW MYVAL → WREG = MYVAL = 9

MOVWF R0 → R0 = WREG = 9

MOVWF R1 → R1 = 9

MOVWF R2 → R2 = 9

MOVWF R3 → R3 = 9

MOVWF R4 → R4 = 9

MOVLW 0 → WREG = 0

ADDWF R0, W → WREG = R0 + WREG = 18

ADDWF R1, W → WREG = R1 + WREG = 27

ADDWF R2, W → WREG = R2 + WREG = 36

ADDWF R3, W → WREG = R3 + WREG = 45

ADDWF R4, W → WREG = R4 + WREG = 54

MOVWF SUM

* directives: don't generate any machine code (opcode)
 وترجم فقط من قبل (assembler)

* instructions: are translated to machine code (opcode) for the CPU to execute.

MOVLW 9H
 MOVWF 0H
 = 1H
 = 2H
 = 3H
 = 4H
 ADDWF 0H, W
 ADDWF 1H, W
 ADDWF 2H, W
 ADDWF 3H, W
 ADDWF 4H, W
 MOVWF 10H

③ ORG → used to indicate the beginning of the address. (origin) It can be used for both code and data.

the no. that comes after ORG must be in hex. ← 20

④ END → indicates to the assembler the end of the source (asm) file

⑤ LIST → it's unique to the PIC assembler, it indicates to the assembler the specific PIC chip for which the program should be assembled. [LIST P=184F58]

* Rules for Labels in Assembly Language *

1. it must be a unique name
2. it must consist of alphabetic letters in both (upper & lowercase), (digits [0-9]), (special char. \$, @, -, .)
3. The first character of the label must be an alphabetic ~~letter~~ Letters.
4. Not a reserved word.

قالب یونانی
اولی

Review Questions

1. Give 3 ways for hex data representation?
2. Show how to represent decimal 99 in [hex, decimal, binary]?
3. What's the advantage in using the EQU directive to define a constant value?
4. Show the hex no.'s value used by the following directives:-
 - a) ASC-Data EQU A'4'
 - b) MY_DATA EQU B'00011111'
5. Give the value in WREG for:
MYCOUNT EQU 15
MOVLW MYCOUNT
6. Give the value in file reg 0x20 for:
MYCOUNT EQU 0x95
MYREG EQU 0x20
MOVLW MYCOUNT
MOVWF MYREG
7. Give the value in file reg 0x63 for:
MYDATA EQU D'12'
MYREG EQU 0xB
FACTOR EQU 0x10
MOVLW MYDATA
ADDLW FACTOR
MOVWF MYREG

① DATA1 EQU 9FH
DATA2 EQU 0x9FH
DATA3 EQU H'9F'

② DATA1 EQU 99F
DATA2 EQU D'99'
DATA3 EQU B'10011001'

③ If the value is to be changed later, it can be done once in one place instead of at every occurrence.

④ a. 34H b. 1FH

⑤ WREG = 15H


⑥ value of location 0x20 = (0x95)

⑦ 0CH + 10H = 1CH will be in file reg location 63H

12₁₀

2.6 Introduction to PIC assembly language

- difficult for us to deal with machine code (0s and 1s)
- eventually, assembly languages were developed, which provides:
 - mnemonic: for the machine code instructions and abbreviations that are easy to remember
 - faster programming and less prone error.
- assembly languages referred to as a low-level-language (LLL) because it deals directly with the internal structure of the CPU.
- Assembler: program used to translate the assembly code into machine code (object or opcode)



to program in assembly language, the programmer must know all the details about registers of the CPU.

Compilers: programs that used to translate the High level language programs ~~to~~ to machine language.
C++, Java, Basic, Pascal, C

Structure of assembly language →

* Assembly language: is a series of statements (or lines) → instructions
→ directives

→ it consists of four fields:



<p>[Label] ←</p> <p>↓</p> <p>It allows the program to refer to a line of code by name.</p> <p>mnemonics that produce opcodes</p>	<p>mnemonic [operands] ←</p> <p>← أشياء يستعمل</p> <p>they are perform the real work of the program and accomplish the tasks for which the program was written.</p> <p>MOVLW 55H ADDLW 67H → operands</p>	<p>[;Comment] ← optional field ← الأجزاء التي لا تؤثر على العمل</p> <p>↓</p> <p>it maybe at the end of a line or on a line by themselves (assembler ignores it, but they're indispensable to programmers)</p> <p>التي هي لغة الآلة بعد البرنامج أو في نهاية السطر لا تؤثر على العمل</p>
--	---	---

* Sample of Assembly Language Program :-

0	0	0	0	1	0
0	0	0	1	0	1
0	0	1	0	0	2
0	0	1	0	0	3
0	1	0	0	0	4
0	1	0	0	1	5
0	1	1	0	0	6
0	1	1	0	1	7
1	0	0	0	0	8
1	0	0	0	1	9
1	0	0	1	0	10
1	0	0	1	1	11

```

SUM EQU 10H ; RAM loc 10H for SUM (SUMaddr 10H)
ORG 0H ; start at address 0
MOVLW 25H ; WREG = 25H
ADDLW 0X34 ; WREG = 25H + 34H = 59H
ADDLW 11H ; WREG = 59H + 11H = 6AH
ADDLW D'18' ; WREG = 6AH + 12H = 7CH
ADDLW 1CH ; WREG = 7CH + 1CH = 98H
ADDLW B'00000110' ; WREG = 98H + 06H = 9EH
MOVWF SUM ; save the result in SUM location
HERE GOTO HERE ; stay here forever 10H [9EH]
END ; loop to itself (for executing for one time)
    
```



MOVLW SUM ; WREG = SUM = 10H
 [WREG = 9EH]


* Reset (إزالة الذاكرة)

Review Questions

1. What is the purpose of pseudo-instructions? *the real work is performed by instructions such as MOV and ADD, instruct the assembler to do something*
2. *assembly code* The *mneumonics* instruction are translated by the assembler into machine code, whereas pseudo-instructions are not.
3. Assembly language is a high level language. F (True or false)
4. Which of the following instructions produces opcode? List all that do.
 a) MOVLW 25H b) ADDLW 12 c) ORG 2000H d) GOTO HERE
 (a, b, d) ↓ machine code (instructions for operation)
5. Pseudo-instructions are also called assembler directives.
6. Assembler directives aren't used by the CPU itself. They're simply a guide to the assembler. T (True or False)
7. In Question 4, which one is an assembler directive? c

2.7 Assembling and linking a PIC program

Steps to create a program →



لقد اكتشفنا
(Logical Error)
debugging يجب ان
للبرامج ورمز سنو
قالب سنو سنو



List file

located in memory location 0002 (0F)
(contains 0003 (34H))

	LOC	OBJECT VALUE	CODE	LINE	SOURCE	TEXT
		00000010		00001	SUM EQU 10H	SUM in 10H
For MOVLW		00000000		00002	ORG 0H	
		00000020	0E25	00003	MOVLW 25H	
For ADDLW		00000002	0F34	00004	ADDLW 0x34	
(the opcode & operand for ADDLW)		00000004	0FA1	00005	ADDLW 11H	
		00000006	0F12	00006	ADDLW D'18'	
		00000008	0F1C	00007	ADDLW 1CH	
For MOVWF		0000000A	0F06	00008	ADDLW b'00000110'	
		0000000C	6E0	00009	MOVWF SUM	
		0000000E	EF07 F000	00010	HERE GOTO HERE	
				00011	END	→ end of asm source file


لا سنو
للبرامج ورمز سنو
download
RAM على
سود
S (Binary)
لا سنو
(Hexa)

لأرقام زوجية هنا
لأن كل كلمة من البرمجة



2.8 The Program Counter and program ROM space in the PIC

- * Program counter in the PIC → "instruction pointer", (PC) is an important register in the PIC MC, which is used by the CPU to point to the address of the next instruction to be executed.
- The wider the program counter, more the memory locations a CPU can access.
- that means that a 14 bit PC can access a max. of 16K ($2^{14} = 16K$) of code from addresses (0000-3FFF)H
- PIC18 has 21 bits ($2^{21} = 2M$) ^{max.} on a chip ROM
- Intel's 8051 has 16 bits ($2^{16} = 64K$), [0000-FFFFH] address range.



ROM memory ~~map~~ in the PIC18 family →

Ex(2.11) Find the ROM memory address of each of the following PIC chips:-

- a) PIC18F2220 with 4KB
- b) PIC18F2410 with 16KB
- c) PIC18F458 with 32KB

→ a) $4K = 4 \times 1024 = 4096$ bytes

Diagram for PIC18F2220 showing address range from 000000 to 000FFF. A calculation shows $000FFF - 000000 = 000FFF$. Below it, 0001111111111111 and $3 \times 4 = 12 \text{ one's} \rightarrow 2^{12} = 4K$. The result "12 bits" is circled in red.

b) Diagram for PIC18F2410 showing address range from 000000 to 003FFF. A calculation shows 0000111111111111 . Below it, $2^{14} = 16,384$ bytes = 16K bytes. The result "14 bits" is circled in red.

c) Diagram for PIC18F458 showing address range from 000000 to 007FFF. A calculation shows 0001111111111111 . Below it, $2^{15} = 32K$ bytes. The result "15 bits" is circled in red.

Powering up the PIC

- At what address does the CPU wake up when power applied?
- The mc wakes up at memory address 0000
- The PC has the value 0000
- ORG directive put the address of the first opcode at the memory location 0000

000000H	Reset Vector
000008H	High Priority interrupt vector
000018H	Low priority interrupt vector
	On-chip program memory
	External/unimplemented program memory (Read as '0' in mc mode)
1FFFFFFH	

Placing Code in Program ROM

العنوان 25 في برنامج كود كل الكود واليسار من (even addresses) الورد 3 على سوية كود [operand+opcode] كل 2 من الورد address

من البرنامج 25

ROM address	Machine Language	Assembly Language
00000	0E25	MOVLW 25H
00002	0F34	ADDLW 0X34H
00004	0F11	ADDLW 11H
00006	0F12	ADDLW D'12'
00008	0F1C	ADDLW 1CH
0000A	0F06	ADDLW B'00000110'
0000C	6E10	MOVWF SUM
0000E	EF07 5000	HERE GOTO HERE

2byte 2byte
 ↑ 4 Hexals ↑

all instructions are 2 bytes except the GOTO which has 4 byte
 ↓
 each one takes two memory locations

Executing a program byte-by-byte

1. When the PIC is powered up, the PC starts to fetch the first opcode from location 000000 (0E) which is the code for moving an operand (25) to WREG.
 CPU في الورد 0E في الورد 25H في الورد 25H (0E) opcode
 Then the PC is incremented to point 000002 which contains opcode 0F for instruction (ADDLW 34H)
2. Upon executing the opcode 0F, the value 34H is added to WREG
 Then the PC is incremented to 000004
3. ROM location 0004 has the opcode for instruction (ADDLW 11H)
 This instruction is executed and now PC=0006
4. This process goes on until all the instructions up to "MOVWF SUM" are fetched and executed.

ROM Contents

address	code
000000	0E
000001	25
000002	0F
000003	34
000004	0F
000005	11
000006	0F
000007	12
000008	0F
000009	1C
00000A	0F
00000B	06
00000C	6E
00000D	10
00000E	07
00000F	EF
000010	00
000011	FO

Now PC = 000E points to the next instruction, which is "GOTO HERE".

This is a 4 byte instruction.

It takes ROM addresses of 0E, 0F and 10, 11

PC = 000E → keeps the program in an infinite loop.

[بجدة]

ROM Width in the PIC18 ⇒

(RAM) إلى كسر في (ROM) access
التي يتكبد إلى (code)

→ A microprocessor's memory that holds code is byte-addressable and under the control of the program counter.

that means: each location holds only one byte.

→ If we have 16 address lines, it will give us 2^{16} locations, which is 64K of memory space with an address map [0000-FFFFH]


→ CPUs with 8 bits data will fetch one byte at a time.

to bring in more information (code or data) into the CPU we can increase the width of the data bus to 16 bits.

→ The databus is like traffic lanes on the high-way where each lane is 8 bits wide.

the more lanes, the more info. we can bring to CPU for processing.

→ The width of the data (bus) path is 16 bit → increase the processing power
→ match the PIC18 instruction (single) cycle



Little endian VS big endian War

- The low byte goes to the low memory location
- The high byte goes to the high memory address
- * Intel mp and many mc's use little endian.

PIC18 program ROM contents
Program (2-1) list file

000000H	0EH	25H
000002H	0FH	34H
000004H	0FH	11H
000006H	0FH	12H
000008H	0FH	1CH
00000AH	0FH	06H
00000CH	6EH	10H
00000EH	EFH	07H
000010H	0FH	00H


↓ word address ↓ high byte ↓ low byte

Harvard Architecture in the PIC

* Von Neumann architecture →

It uses the same bus for accessing both the code and data memory.


- slow down the processing speed.
- Get in each other's way.



* Harvard Architecture →

It uses separate buses for accessing the code and data memory.

- inexpensive for a chip.




Instruction Size of the PIC18 →

We talk before that PIC18 program memory is byte-addressable, and the instructions → 2byte (for almost all instructions)
 → 4 byte (For MOVFF, GOTO, ...)


2 byte (16 bit) instructions

The first seven or eight bits (op-code) :




① MOVLW →

it's a 2byte (16bit) instruction :




② ADDLW →

it's a 2byte (16bit) instruction :



③ MOVWF →


it's a 2byte (16bit) instruction :



to signify the access from the access bank or the other bank in the 4096 location
 = $\begin{cases} 0 & \text{the file Reg. is in the access bank} \\ 1 & \text{we have to use bank-switching and the access bank is specified by BSR} \end{cases}$

4 bytes (32 bit) instructions


① MOVFF → move data within RAM, which is 4K



$0 \leq f_s \leq FFF$
 $0 \leq f_d \leq FFF$

each of them, 12 bits are used for the file Reg. address of the PIC18.

② GOTO → (the code address bus width is 21, which is 2M)



even address
20 address

$0 \leq k \leq FFFFF$

2.9 RISC Architecture in the PIC

* To increase the processing power of the CPU:

1. Increase the clock frequency of the chip.
2. Use Harvard architecture
3. Change the internal architecture of the CPU and use what is called RISC Architecture

RISC

- * Simple and small instruction set
- * Regular & fixed instruction format
- * Simple address modes

* Pipelined instruction execution
↓
95%
executed in one
cycle

- * Provide large no. of CPU Reg.
- * Separated data & program memory
- * Most operations are reg. → reg.
- * Take shorter time to design & debug.

CISC

- * complex and large instruction set.
- * Irregular instruction format
- * complex address mode
- * May also pipeline instruction execution.

- * provide smaller no. of CPU Reg.
 - * Combined data and program memory
 - * Most operations can be register to memory
 - * Take longer time to design & debug.
-

PIC [ch.3]

Branch, Call and time delay loop ⇒

In the sequence of instructions to be executed, it's often necessary to transfer program control to a different location.

There are many instructions in PIC to achieve this.

→ this chapter covers the control transfer instructions available in PIC assembly language.

مدرس يعالجنا عن ال instructions التي تنقل ال data عبر مواقع مختلفة (for transferring program counter)

3.1 Branch instructions and looping:

In this section we first discuss how to perform a looping action in PIC then the branch (jump) instructions, both conditional and unconditional.

Looping in PIC

Loop: Repeating a sequence of instructions or an operation a certain no. of times.

ex

```

MOVLW 0      , WREG=0
ADDLW 3      , WREG=3
ADDLW 3      , WREG=6
ADDLW 3      , WREG=9
ADDLW 3      , WREG=12 (0CH)
ADDLW 3      , WREG=15 (0FH)

```

Why we need a loop?

حتى أكثرها في العملية (إضافة 3 لـ WREG) 5 مرات

إضا بحاجة إلى

[too much code space - ليه من استخدام اللوب]

* Two ways to do a loop in PIC ?

1 Using DECFSZ instruction

2 Using BNZ/BZ instruction

لازم يكون موجودين باللوب حتى ينقلوا من قيمة العداد ليوصل للمفر

فمنظرو برا اللوب لأنه يتوقف فلهو تنفيذ

عادصل للمفر يرجع لللوب



① DECFSZ Instruction


[decrement file reg. skip zero]

أطلع بر اللوب
fileReg إذا
zero
(باعتبار اللوب 3)

- It has the following format :-

DECFSZ fileReg, d

→ decrement fileReg, and skip next instruction if 0



المكان الذي بدأ
نزل به نطق
من اللوب

AGAIN ADDLW 3

DECFSZ COUNT

GOTO AGAIN (Repeat)

MOVWF PORTB (Move data) →
[Count = 0] إذا كانت

Ex(1) Write a program to a) clear WREG b) add 3 to WREG ^{قوة اللول} ten times and place the result in SFR of PORTB. Looping?

a)
b)+

; this program adds 3 to WREG ten times

COUNT EQU 0x25 → 25H [location] ← COUNT (بمقدار العداد)

← مكان العداد بوضع
صغير
← قيمة على العداد الرقم إلى
بمقدار 3 من اللوب
قوة اللوب

MOVLW d'10' → لدينا فيه data [10, decimal]
MOVWF COUNT → clear WREG
MOVLW 0 → على اللوب
AGAIN ADDLW 3 →

DECFSZ COUNT, f → على COUNT لل DECFSZ

GOTO AGAIN → إذا كانت القيمة متغير بال f
MOVWF PORTB → إذا كانت القيمة متغير بال f
COUNT = 0

← إذا ما تحقق DECFSZ
بعد اللوب [إشارة 3 لا WREG]


[إذا مطياً
ما نزل من اللوب بوقتها
لأنه ال count
الذي بال fileReg
في 10 قيمة 10
← ليقال فيه ويك بال WREG
ويرجع رصيفه 3
اذن ما نزل من اللوب

← ليقال فيه ويك بال WREG
ويرجع رصيفه 3
اذن ما نزل من اللوب

② BNZ/BZ Instructions

[branch if not zero] / [branch if zero]

- * it uses the zero flag in the status register
- * the BNZ instruction is used as follows \Rightarrow



يدل الـ GOTO
باللوبي لأنها
تربطك عبادة اللوبي
إذا كان الـ DECF
اللي قبلها فإسأوي هيفز

Ex(2) Write a program to a) clear WREG, then b) add 3 to WREG tentimes
Use the zero flag and BNZ.

```


COUNT EQU 0x25
MOVLW d'10
MOVWF COUNT
MOVLW 0
AGAIN ADDLW 3
      DECF COUNT, f
      BNZ AGAIN
      MOVWF PORT B
    
```

لأنه مطلوب بالسؤال نصين
10 مرات
COUNT = 10 "decimal"

فنعرف كم اللوب قيمته
فنطال القيمة اللي فالت
على الـ COUNT
فن الـ
WREG
كان في أكثر
من قيمة
ببعضها بسيط
ونطال الـ total

file Reg = 0 file Reg != 0
الشرط للوب
تتجه للوب
لأنه اللي بربطك إليها
BNZ AGAIN

Flowchart for EX(2)



MOVLW D'10'
MOVWF COUNT
MOVLW 0
ADDLW 3
DECF COUNT, f
BNZ AGAIN
MOVWF PORT B

Ex(3) what's the max. no. of times that the loop in ex(2) can be repeated?

→ because location COUNT in fileReg. is an [8 bit reg.]
 it can hold a max. of 255_OFFH (COUNT = 255 'decimal') max.
 ∴ The max. size of loop is 255 times.

Loop Inside a Loop [nested loop]

If we want to repeat an action more times than 255.

Ex(4) Write a program to : a) load the PORTB SFR Reg. with the value 55H, and b) complement PORT B 700 times?

```

R1 EQU 0X25
R2 EQU 0X26
COUNT1 EQU d'10'
COUNT2 EQU d'70'
MOVLW 0X55
MOVWF PORTB
MOVLW COUNT1
MOVWF R1
loop1 MOVLW COUNT2
      MOVWF R2
loop2 MOVLW COMPF PORTB, F
      DECF R2, F
      BNZ loop2
      DECF R1, F
      BNZ loop1
  
```

nested loop [

→ $70 \times 10 < 255$ (دوس) [700 > 255 لپسے کچھ دنوں (two Reg.) لپسے کچھ دنوں]

→ two locations for COUNT1 and COUNT2

→ two data's for COUNT1 and COUNT2

→ WREG = 55H

→ PORTB = 55H

→ WREG = 10 (decimal)

→ load 10 into location 25H (outer loop count)

→ WREG = 70₁₀

→ R2 = 70₁₀ (fileReg. J!)

→ complement PORTB, SFR

→ dec. fileReg. (inner loop)

→ repeat it 70 times

→ dec. fileReg (25H) ← (outer loop)

WREG = d'10'

[File Reg.] memory location

Address	Data
(R1) 025 H	10 ₁₀
(R2) 026 H	70 ₁₀


R1 = d'10'

used to keep the inner loop count

R2 = 0 ← DEC R2, F 25H
 ← DEC R1, F 25H

repeat it 10 times

∴ this process will continue until location 25H becomes zero and the outer loop is finished.



→ If we want to make a loop repeating 100,000 times ∴

$$255 \times 255 = 65025$$

$255 \times 255 \times 255 = 16 \text{ million}$ [so we use 3 Reg. to obtain 100,000 times loop]

```

R1 EQU 0x1
R2 EQU 0x2
R3 EQU 0x3
COUNT1 EQU d'100'
COUNT2 EQU d'100'
COUNT3 EQU d'10'
    
```

; assign RAM loc for the R1-R3

; $100 \times 100 \times 10 = 100,000$ times fixed values for

```

MOVLW 55H
MOVWF PORTB
MOVLW COUNT3
MOVWF R3
    
```

```

Loop3 MOVLW COUNT2
      MOVWF R2
Loop2 MOVLW COUNT1
      MOVWF R1
Loop1 COMPF PORTB, F
      DECF R1, F
      BNZ Loop1
      DECF R2, F
      BNZ Loop2
      DECF R3, F
      BNZ Loop3
    
```

address
data ∴

* (Loop inside a loop) ∴

① فنحدد عدد ال counters وال loops التي

سنجعلها

② فنحدد ال address وال data's لل counters

بـ استخدام EQU directive

③ نبتعد الأمر الذي يدير أسوية اللوب
ننقله دائما لل address الذي يدير أنفذ عليها
أمر اللوب

④ يدخل ال address تبع ال counter ال data تبعها
من خلال WREG لأمر لوب

⑤ نبتعد أول لوب بعد أول قيمة (نبتعد نقطة 4)

⑥ نبتعد تأتي لوب التي تحتوي الشرط (COMP/...)
لللوب المطلوب تكراره


⑦ نستخدم DECF لل counter الموجوده سابقا أصغر لوب
BNZ للوب التي أنا فيها

⑧ انا zero يطبع للوب التي بعدها ← DECF
له counter التي قبل

BNZ
للوب التي قبل

وهكذا

Flowchart for ex(4)



Instructions

```

    MOVLW 55H
    MOVWF PORTB
    MOVLW COUNT1
    MOVWF R1

    Loop1 - MOVLW COUNT2
            MOVWF R2

    Loop2 - COMPF PORTB, f
            DECF R2, f

            BNZ Loop2

            DECF R1, f

            BNZ Loop1
  
```

* In + IP

Other Conditional Jumps →

- they jump according to certain condition
- all of them are 2 byte instructions
- They requires the target address
 - 1 byte address (Short branch address)
 - Relative address

Recall MOVF will affect the Status Reg.

PIC Conditional branch (jump)

Instruc.	Action
BC	branch if C=1
BNC	branch if C≠0
BZ	branch if Z=1
BNZ	branch if Z≠0
BN	branch if N=1
BNN	branch if N≠0
BOV	branch if OV=1
BNOV	branch if OV≠0

* BZ (Branch if Z=1) ⇒

- In this instruction, the zero flag (Z) is checked.
- If it's high, it jumps to the target address.

```

ex) OVER MOVF PORTB, W ; read PORTB and put it in WREG
      JZ OVER ; jump if WREG is zero [PORTB=0]
  
```

Ex(5) Write a program to determine if file Reg. location 0x30 contains the value 0. If so, put 55H in it :-

```

MYLOC EQU 0x30
MOVF MYLOC, F ; copy MYLOC to itself
BNZ NEXT ; branch if MYLOC is not zero (Z=0)
[MOVLW 55H] ; put 55H in WREG
[MOVWF MYLOC] ; put 55H if MYLOC has zero value.
NEXT ...
  
```


* BNC (Branch if no carry, C=0) ⇒

- In this instruction, the carry flag bit used to make the decision whether to jump.
- If C=1, it will not branch but will execute the next instruction below BNC

Ex(6) Find the sum of the values 79H, F5H, and E2H. Put the sum in fileReg locations 5 (low byte) and 6 (high byte)? [Using BNC]

```


→ Lbyte EQU 0x5 ; result without carry bits
   Hbyte EQU 0x6 ; carry bits
  
```



```

ORG 0H
MOVLW 0H ; clear WREG=0H
MOVWF Hbyte ; (Hbyte = WREG & 0H)
ADDLW 79H
BNC N1
INCF Hbyte, f ; increment Hbyte
N1 ADDLW 0F5H
BNC N2
INCF Hbyte, f ; increment Hbyte
N2 ADDLW 0E2H
BNC OVER
INCF Hbyte, f ; increment Hbyte
OVER MOVWF Lbyte
  
```

address	data
(LByte) 5H	0
(HByte) 6H	0



-7-

* All Conditional branches are short jumps → that means the address of the target must be within 256 bytes of the contents of the program counter (PC).

8bit ←

Ex(7) Using the following list of ex(6), verify the jump forward address calculation :-

LOC	OBJECT CODE VALUE	LINE	SOURCE TEXT	Mnemonic Operand
	00000005	00001	Lbyte EQU 0x5	assign RAM location 5 to Lbyte
	00000006	00002	Hbyte EQU 0x6	Loc 6 to Hbyte of sum
	00000000	0E00	00005	
	00000002	6E06	00006	
	00000004	0F79	00007	
	00000006	E301	00008	
	00000008	2A06	00009	
	0000000A	0FF5	00010	
	0000000C	E301	00011	
	0000000E	2A06	00012	
	00000010	0FE2	00013	
	00000012	E301	00014	
	00000014	2A06	00015	
	00000016	6E05	00016	
			00017	


```

ORG 0H
MOVLW 0H ; clear WREG (WREG=0)
MOVWF Hbyte ; (Hbyte=0)
ADDLW 79H ; WREG=0H+79H=79H (C=0)
BNC N1 ; while C=0, so go to N1
INCF Hbyte, F ; if C=1, inc. (Hbyte=1)
N1 ADDLW 0FF5 ; (C=0) [WREG=79H+F5=6E] C=1
   BNC N2 → branch if C=0
   INCF Hbyte, F → C=1 so now [Hbyte=1]
N2 ADDLW 0FE2 → [WREG=6E+E2=50] C=1 for now
   BNC OVER
   INCF Hbyte, F → [Hbyte=2] now
OVER MOVWF Lbyte
END
  
```

79 H → 01111001
 F5 H + 11110101

 101101110
 6 E

11111
 01101110
 1110010 +


 01010000
 5 0

Carry bits
 (INCF) plus (Hbyte) if there's a carry (using BNC)



* Calculating the short branch address ⇒

All conditional branches [BNZ, BZ, BNC, ...] are short branches due to the fact that they're all 2 byte instructions



1 byte
- 8 bit -

1 byte
- 8 bit -

* IF this byte is (+ve), the jump forward (-ve) = backward

* it can be a value from [-127-128]

* to calculate the target address

$$= [(2nd\ byte\ of\ instruction \times 2) + PC]$$

of the next instruction

Q: which's better to use? BNZ along with DECF or DCFSNZ?

DCFSNZ, because it combines the decrement and jump into a single instruction.

Ex(8) Verify the calculation of backward jumps for the listing of ex(2), shown below:-

LOC	OBJECT LINE	SOURCE TEXT
000000	00001	COUNT EQU 0x25
000000	00002	ORG 0H
000002	00003	MOVLW d'10'
000002	00004	MOVWF COUNT
000004	00005	MOVLW 0H
000006	00006	AGAIN ADDLW 3H
000008	00007	DECF COUNT, F
00000A	00008	BNZ AGAIN
00000C	00009	MOVWF PORTB
	00010	END

LOC	OBJECT LINE	VALUE	CODE
000000	00001	000025	
000002	00003	0E0A	
000002	00004	6E25	
000004	00005	0E00	
000006	00006	0F03	
000008	00007	0625	
00000A	00008	E1FD	
00000C	00009	6E81	

Annotations:
 - 'relative address' points to the VALUE column.
 - 'opcode' points to the CODE column.
 - A red box highlights the BNZ instruction in the source text, with an arrow pointing to 'E1 / FD opcode relative address (-3)'.
 - Below that, '-3 * 2 = -6' is written.
 - A red box labeled 'backward jump' has an arrow pointing to the left.
 - A red box labeled '2byte instructions' has arrows pointing to the VALUE and CODE columns.
 - A red box labeled 'opcode/relative address' has arrows pointing to the CODE and VALUE columns.

* when the relative address of (-6) is added to 00000CH, the address of the instruction below the byte, we have $-6 + 0CH = 06H$ (the carry is dropped)

Notice that ⇒ 000006 is the address of the label AGAIN.

* FDH is a negative no. and that means it'll branch backward

how we know that?

GOTO to itself [Using \$ sign]

It can be used to keep microcontroller busy (jump to the same location)

- * HERE GOTO HERE ↘
- * GOTO \$
- * OVER BRA OVER ↘
- * BRA \$

Review Questions

- ① The mnemonic BNZ stands for branch if not zero
- ② "BNZ BACK" makes its decision based on the last instruction affecting the Z flag
- ③ "BNZ HERE" is a 2 byte instruction
- ④ In the "JZ NEXT", which register's content is checked to see if it's zero?
Z flag of status register.
- ⑤ GOTO is an 4 byte instruction
- ⑥ Find the no. of times the following loop is performed :-


	MOVLW	d'200'	WREG = 200
	MOVWF	REGA →	REGA = 200
BACK	MOVLW	d'100'	WREG = 100
	MOVWF	REGB →	REGB = 100
100 [HERE	DECF	REGB, F → 90
		BNZ	HERE → now, go to here 80 0
		DECF	REGA, F → 199
		BNZ	BACK → now go to

2 Loops

$100 \times 200 = 20,000$ times

decrement the fileReg contents 20,000 times [using ~~BNZ~~ BNZ]

← already
used
DECF




Unconditional branch instruction ⇒

- * It's a jump in which control is transferred unconditionally to the target location.
- * [GOTO / BRA] unconditional branches in PIC18
(target address) *جستار آسانه كسب*

GOTO "Long Jump"

4 byte instruction (32 bit) → 12 bits for opcode and the other 20 bit represent the 20 bit address of the target location.





GOTO Instruction

BRA Instruction

branch unconditionally instruction address range "short jump"

- * 2 byte instruction (16 bit) → 5 bits for opcode and the other lower 11 bit is the relative address of the target location
- * the relative add. range of [000-FFFF] divided into (forward & backward) jumps.
- * It takes less ROM space than GOTO.



BRA

Line	address	opcode	Label	Instruction
1	0000	0E0A		MOVLW 0xA
2	0002	6E25		MOVWF COUNT, ACCESS
3	0004	D001		BRA AGAIN
4	0006	0E00		MOVLW 0
5	0008	0F03	AGAIN	ADDLW 0x3
6	000A	0625		DECF COUNT, F, ACCESS
7	000C	E1FD		BNZ AGAIN
8	000E	6E81		MOVWF PORT B, ACCESS
9	0010	D7FB		BRA AGAIN
10	0012	FFFF		NOP

→ forward jump

→ backward


3.2 Call instructions and stack

- used to call a subroutine, which is often used to perform tasks that need to be performed frequently. [saving memory space & makes a program more structured]

نجد Calling ل (Subroutine)
 صحن في البرنامج بدي تكرر تنفيذ
 أكثر من مرة.

فلازم أن نحتفظ بالمكان الذي كنا فيه
 لكي نرجع إليه بعد أن ننتهي من تنفيذ
 ال Subroutine.
 RETURN


والـ CALL التي نستخدمها
 ليحفظ الـ STACK مكان الـ PC
 لكي نرجع إليه بعد تنفيذ
 ال Subroutine.



Subroutine ال
 التي ننداء الـ call

المعنى الـ CALL
 الـ الذي نستخدمه

Subroutine ال
 التي ننداء الـ call



Call instruction can be used to call subroutines located anywhere within the 2M address space of [00000 - 1FFFFH] for the PIC18

* The mc saves on the stack the address of the instruction (below CALL) [CALL] ليتذكر مكان الـ PIC الـ الذي كنا فيه لكي نرجع إليه بعد تنفيذ الـ CALL

- When a subroutine is called, control is transferred to that subroutine, & the processor saves the PC (program counter) of the next on STACK & begins to fetch instructions from the new location.

وبعد تنفيذ الـ CALL ← الـ instruction RETURN transfers control back to the caller.

note Every subroutine needs RETURN as the last instruction.


⇒ Stack and Stack Pointer in the PIC18 (SP)

The anc

* The stack is :

مخزن مؤقت للبيانات والتعليمات المؤقتة
 بعد ان يتم تنفيذ ال PIC وينتهي بها العمل
 ما يسمى بتخزين ال Subroutine

- ① Read/write memory (RAM) used by the CPU to store some very critical info. temporarily [address and could be data as well]
- ② 21 bit [cuz the PC is 21 bit also] can take values [00000-1FFFFH] (that means that it's used for the CALL instruction to make sure that the PIC knows where to come back to after execution of the subrout)
- If the stack is RAM, there must be a register inside the CPU to point to it. The register used to access the stack is called the SP (Stack Pointer)
- PIC18 has a 5bit stack pointer, which can take values [00-1FH] gives us a total of 32 locations [each location is 21 bits wide]



How Stacks are accessed in the PIC18 :-

The storing of CPU info. such as the PC on the STACK is called a PUSH, and loading the contents of the stack back into a CPU register is called a POP

next! [a register is pushed onto the STACK to save it, and popped off the stack to retrieve it]

Pushing onto the stack (SP increment)

Popping from the stack (SP decrement)

SP is pointing to the last used location of the stack (the top of the stack - TOS)


[pushing || ← SP]

As data is pushed onto the stack, the stack pointer is incremented.

When the RETURN instruction at the end of the subroutine is executed, the top location of the stack is copied back to the PC and the SP is decremented once.

* Call instruction and the role of the stack →

- In the PIC, the CPU uses the stack to save the address of the instruction just below the call instruction.
- This is how the CPU knows where to resume when it returns from the called subroutine.
- The STACK is popped and the top of the STACK (TOS) is loaded into the PC



Return

IF S=1, the contents of the shadow registers WS, STATUS and BSRs are loaded into their corresponding registers, W, status, and BSR.

S=0, no update of these registers occurs (default)



Ex(3.9)

Toggle all the bits of the SFR register of PORTB by sending it to the values 55H and AAH continuously. Put a time delay in between each issuing of data to PORTB?

→ MYREG EQU 0x08 ; use location 08 as counter

```

    ORG 0
    MOVLW 0x55 → Load 55H into WREG
    MOVWF PORTB → Send 55 to PORT B
    CALL DELAY → time delay
    MOVLW 0xAA → Send AAH to PORT B
    MOVWF PORTB → زي كأنك دخلتي 55 لا comp
    CALL DELAY
    GOTO BACK → Keep doing this indefinitely
  
```

delay
↓
not reserved word

is pushed onto the stack, and the PIC starts to execute instructions at address 000300H

```

    ; this is the delay subroutine
    ORG 300H → put time delay at address 300H
    MOVLW 0xFF → WREG = FFH, the counter
    MOVWF MYREG
  
```

يعني البريلي
ببلاسه مع
300H

```

    AGAIN: NOP → no operation wastes clock cycles
           NOP
           DECF MYREG, F → 5 * 255 * 1ms = no. of delay time
           BNZ AGAIN → repeat until MYREG becomes 0
           RETURN → return to caller
           END → end of asm file
  
```

لا يفرقة
control falls to the RETURN

which pops the address from TOS into the PC and resumes executing the instructions after the CALL

إذا قفقت BNZ صافر عيار (2 instructions)

In the delay subroutine, the counter (MYREG = FFH) the loop is repeated 256



$$f = \frac{1}{2ms} = 500H$$


Ex (3.10) Analyze the stack for the CALL instructions in the following program

LOC OBJECT CODE LINE SOURCE TEXT

LOC VALUE	OBJECT CODE	LINE	SOURCE TEXT
00000008		00001	#DEFINE PORTB 0xF81
		00002	MYREG EQU 0x08 ; use location 08 as counter
		00003	
		00004	
00000000		00005	ORG 0
00000000	0E55	00006	<u>BACK</u> MOVLW 0x55
00000002	6E81	00007	MOVWF PORTB
00000004	EC80 F001	00008	CALL DELAY
00000008	0EAA	00009	MOVLW AAH
0000000A	6E81	00010	MOVWF PORTB
0000000C	EC80 F001	00011	CALL DELAY
00000010	EF00 F000	00012	GOTO <u>BACK</u>
		00013	
		00014	
		00015	
00030000		00016	ORG 300H
00030000	0EFF	00017	DELAY MOVLW FFH ← WREG = 255
00030002	6E08	00018	MOVWF MYREG ← counter = 255
00030004	0000	00019	AGAIN NOP] → wastes clock cycle
00030006	0000	00020	NOP]
00030008	0608	00021	DECF MYREG, F ← لتقليل من اعداد بعد كل عملية تكرار
0003000A	E1FC	00022	BNZ AGAIN
0003000C	0012	00023	<u>RETURN</u> → directs the CPU to push the contents of the top location of the stack into the PC and resume executing at address 000007...
		00024	END

CALL 4 byte instructions 6 Hexads

نسخة 89



saved on the stack ← [MOVLW AAH] ← address 11, CALL ← address 10 * (pushed)

Figure (3.8) PIC Assembly Main Program That Calls Subroutines

```

; Main Program Calling Subroutines
      ORG 0
Main  CALL SUBR-1
      CALL SUBR-2
      CALL SUBR-3

      HERE   BRA   HERE           ; stay here
; ----- end of main
;
SUBR-1  ....
        ....
        RETURN
; ----- end of subroutine 1
;
SUBR-2  ....
        ....
        RETURN
; ----- end of subroutine 2
SUBR-3  ....
        ....
        RETURN
; ----- end of subroutine 3
      END
  
```


RCALL (Relative Call) →

* 2 byte instruction

* the target address must be within 4KB

* save a no. of bytes more than CALL

CALL JI IS
 can be anywhere within 2M address space (4 byte) low 11 bits of the address



Ex(3.12) Rewrite the main part of ex(3.9) as efficiently as you can?

→

```

MYREG EQU 0x08
ORG 0
MOVLW 55H
BACK MOVWF PORTB
RCALL DELAY
COMPF PORTB,F
BRA BACK
    
```

Using RCALL

toggle the contents of PORTB 256 times using RCALL and timedelay after put in PORTB 55H


Subroutine Label II
 التي بيتا مشهورة
 مقولتها التي كبط
 بال CALL instruction

↓ this is the delay subroutine

```

DELAY MOVLW 0FFH ; WREG = 255, the counter
MOVWF MYREG
    
```

AGAIN NOP → no operation wastes clock cycles



```

AGAIN NOP
DECF MYREG,F
BNZ AGAIN → repeat until MYREG=0
RETURN → return to caller (MYREG=0)
END
    
```

Review Questions

- How wide is the size of the stack in the PIC18? 21 bit
- In the PIC18, control can be transferred anywhere within the 2M of code space by using the CALL instruction. T
- With each CALL instruction, the stack pointer register, is Inc
- With each RETURN = , = , = , = , = , = Inc, dec, DEC
- On power up, the PIC uses location 31 x 21 as the first location of the stack
- (RCALL, CALL) takes more ROM space → 4 byte word
- upon reset, the first available location of the stack is 1F
 SP decrement - 5A

3.3 | PIC18 Time Delay And Instruction Pipeline

In this section, we discuss how to generate various time delays and calculate exact delays for the PIC18.

Discuss instruction pipelining and its impact on execution time.

Delay Calculating For the PIC18 →

- Two factors can affect the accuracy of the delay:-

- the duration of the clock period, which is function of the crystal frequency that connected to the OSC1 and OSC2 input pins.

- the instruction cycle duration,


most of the PIC18 instructions consumes 1 cycle by using

→ Harvard Arch.
→ RISC Arch.
→ pipeline concept between fetch & execute

مع تطور المعالجات والمعالجات الدقيقة أصبحت تتصلك (1 cycle)
كانت قديماً أكثر من ذلك تتصلك فكانت الطريقة البسيطة
لزيادة كفاءة المعالج وأداؤه فنغير (losing code compatibility)

⇒ By reducing the no. of instruction cycles it takes to execute an instruction

Pipelining :- to allow the CPU to fetch and execute the instruction at the same time.




PIC multistage execution pipeline →


- Superpipeline used to speed up execution of instructions, that split into many small steps that are all executed on parallel.
- In this way, the execution of many instructions is overlapped. One limitation of superpipelining is that the speed of execution is limited to the slowest stage of the pipeline.

→ In the PIC18, the execution unit takes 4 clock periods of the oscillator:

pipeline activity after the instruction has been fetched →



Pipeline activity for both fetch and execute →



Instruction cycle time for the PIC

- It's the amount of time for the CPU to execute an instruction.
- Most instructions take one or two cycles to execute (some instructions such as BTFSS can take up to 3 cycles) → Bit test file skip if set
- Instruction cycle depends on the frequency of oscillator.
- Clock source → crystal oscillator and on-chip circuitry
- Each 4 oscillator period represents ≡ One instruction cycle
 $\frac{P}{W} \leftarrow \frac{D}{R} \leftarrow (\text{clock Period})$

Ex(3.14) The following shows the crystal frequency for (3) different PIC-based systems. Find the period of the instruction cycle in each case:

a) 4MHz

b) 16MHz

c) 20MHz

→ a- $\frac{4\text{MHz}}{4} = 1\text{MHz}$, $T = \frac{1}{1\text{MHz}} = 1\mu\text{s}$ (ميكرو ثانية)

b- $\frac{16\text{MHz}}{4} = 4\text{MHz}$, $T = \frac{1}{4\text{MHz}} = 0.25\mu\text{s} = 250\text{ns}$

c- $\frac{20\text{MHz}}{4} = 5\text{MHz}$, $T = \frac{1}{5\text{MHz}} = 200\text{ns}$

Instruction cycle (fetch cycle period) time period (time)

دالة التردد لقياسه
 crystal frequency
 على 4 (8 ايسا 4 osc. period)
 inverse
 للتابع لقطع بولر

$$[f = \frac{1}{T_p}] = [s]$$

دورة زمن (ثانية)

Branch Penalty :-

- The overlapping of fetch and execution of the instruction widely used.
- For pipeline concept, we need a buffer or queue in which an instruction is prefetched and ready to be executed.
- If the prefetched instruction isn't correct, the CPU must flush out the queue (the memory) ? **When**
 - When a branch instruction is executed
 - the CPU starts to fetch codes from the new memory location, and the code in the queue that was fetched previously is discarded.
 - the execution unit must wait until the fetch unit fetches the new instruction. **« Branch Penalty »**

إذا كسفت الـ branch (flushing) الـ new.

Penalty → extra instruction cycle to fetch the instruction from the target location instead of executing the instruction right below the branch

* IF Jump :

Q1	Q2	Q3	Q4
Decode	Read Literal 'n'	Process Data	Write to PC
No Operation	No Operation	No Operation	No Operation

IF No Jump :


Q1	Q2	Q3	Q4
Decode	Read Literal 'n'	Process Data	No Operation

بين الـ execution للـ سابقه والـ Instruc fetching الـ التي بعد التي تتفرع
« flushing = NOP »

* example :

```

MOV LW 55H
MOV WF PORTB
BRA SUB-1
BSF PORTA, BIT3 (forced NOP)
Instruction @ address SUB-1
    
```



∴ all instructions are single-cycle except for any program branches. These take two cycles since the fetch instruction is "flushed" from the pipeline, while the new instruction is being fetched and then executed.

Ex(3.15) For a PIC18 system of 4MHz, find how long it takes to execute each of the following instructions :-

- a) MOVLW
- d) MOVWF
- e) NOP

- b) ADDLW
- e) CALL
- h) GOTO

- c) DECF
- f) BNZ

$f = 4\text{MHz}$
 $T = 1\mu\text{s}$

$= 1\mu\text{s} \times \text{no. of instr. cycles}$

Instruction	Instruction cycles	Time to execute
MOVLW 55h	1 $\begin{matrix} \rightarrow R \\ \rightarrow W \\ \rightarrow D \\ \rightarrow P \end{matrix}$	$1 \times 1\mu\text{s} = 1\mu\text{s}$
DECF MYREG	1	$1 \times 1\mu\text{s} = 1\mu\text{s}$
MOVWF	1	$1 \times 1\mu\text{s} = 1\mu\text{s}$
ADDLW	1	$1 \times 1\mu\text{s} = 1\mu\text{s}$
NOP	1	$1 \times 1\mu\text{s} = 1\mu\text{s}$
GOTO	2	$2 \times 1\mu\text{s} = 2\mu\text{s}$
CALL	2	$2 \times 1\mu\text{s} = 2\mu\text{s}$
BNZ	2/1 or	$2 \times 1\mu\text{s} = 2\mu\text{s}$ ($1\mu\text{s}$ if it falls through)

2 byte ← (for MOVWF)
4 byte reg ← (for GOTO, CALL)
Delay ← (for GOTO, CALL, BNZ)
file Reg ← (for MOVWF, BNZ)

Ex(3.16) Find the size of the delay of the code snippet ~~below~~ below if the crystal frequency is 4MHz :-

MYREG EQU 0x08

Instruction cycle
; use location 08 as counter

```

DELAY MOVLW FFh → 255
      MOVWF MYREG
      AGAIN NOP
      NOP
      DECF MYREG, F
      BNZ AGAIN
      RETURN
    
```

period of the instruction cycle $\rightarrow \frac{4\text{MHz}}{4} = 1\text{MHz}$
 $T = \frac{1}{1\text{MHz}} = 1\mu\text{s}$

calling delay

القانون

time delay = $[(\text{no. of instructions} \times \text{no. of loop value}) + \text{Overhead instruction}] \times \text{Period of the instruction cycle [s]}$

time delay = $[(5 \times 255) + 3] \times 1\mu\text{s} = 1278\mu\text{s}$

(براً للوقت) MOVLW
MOVWF
RETURN

time delay
time to execute
period of the instruction cycle
no. of instruction cycle

Ex(3.17) Find the size of the delay in the following program if the crystal frequency is [4MHz]?

```


MYREG EQU 0x08
ORG 0
BACK MOVLW 55h
MOVWF PORTB
CALL DELAY
MOVLW AAh
MOVWF PORTB
CALL DELAY
GOTO BACK
    
```

0	0	0	0	0
0	0	0	1	1
0	0	1	0	0
0	0	1	1	1
0	1	0	0	0
0	1	0	1	0
0	1	1	1	1
1	0	0	0	0
1	0	0	1	0
1	0	1	0	0

طلب السؤال ال size delay ال
 هون بيطلبنا أصبت
 في القانون

```

DELAY
ORG 300H
MOVLW FAh
MOVWF MYREG
AGAIN NOP
NOP
NOP
DECF MYREG, F
BNZ AGAIN
RETURN
    
```



time delay = $[(6 * 250) + 3] * 1\mu s = 1503 \mu s$

* better way to use nested loop* because go
 → NOP (no operation) simply wastes time, but takes 2 bytes of program ROM space and that is too heavy a price to pay for just one instruction cycle

تفضل علينا في عدد ال
 ال NOP
 ال سطر في البرنامج

Ex (3.20) Write a program to toggle all the bits of SFR PORTB every 1s. Assume that the crystal frequency is 10MHz and the system is using PIC18F458 :-

Nested Loop

```

R2 EQU 0x2
R3 EQU 0x3
R4 EQU 0x4
    
```

```

MOVLW 55h
MOVWF PORTB
    
```

```

BACK
CALL DELAY_500MS
COMF PORTB
GOTO BACK
    
```

```

DELAY_500MS
    
```

```

BACK MOVLW D'100'
MOVWF R3
    
```

```

MOVLW D'20'
MOVWF R4
    
```

```

AGAIN MOVLW D'250'
MOVWF R2
    
```

```

HERE NOP
NOP
DECF R2, F
BNZ HERE
    
```

```

DECF R3, F
BNZ AGAIN
DECF R4, F
BNZ BACK
RETURN
    
```


$$\frac{10}{4} = 2.5 \text{ MHz}$$

$$T = \frac{1}{2.5 \text{ MHz}} = 400 \text{ ns}$$

① في كل دورة 5 instructions في Loop من صيغة ال Loop
 HERE NOP
 NOP
 DECF R2, F
 BNZ HERE

→ $\frac{1}{5 \text{ MHz}} = 0.2 \mu\text{s}$
 $= 200,000$
 $= 200 * 10 * 200$

② لتنتج عدد اللووب التي كتابتها (3 loops)



20 delay بين كل
 MOVWF R1
 MOVWF R1

5ms instructions كد ال
 ال في ال Loop

$$\text{Time Delay} = 20 * 100 * 250 * 5 * 400 \text{ ns} = 1,000,000,000 \text{ ns} = 1 \text{ s}$$

no. of loop

period time of instruc. cycles

(for check)

$$\frac{1}{5 \text{ MHz}} = 0.2 \mu\text{s} = 0.2 * 10^{-6}$$

كيف يري أتمه ال Loop
 $= 200,000$
 $= 200 * 200 * 10$

Review Questions

1- Assuming a crystal frequency of 4MHz, find the time delay associated with the loop section of the following delay subroutine \rightarrow 1ms

```

DELAY      MOVLW    D'100'
           MOVWF    MYREG
           HERE
           NOP
           NOP
           NOP
           NOP
           NOP
           DECF     MYREG, F
           BNZ     HERE
           RETURN
    
```

$$\text{Time delay} = ([100 \times 8] + 3) \times 1 \mu\text{s} = 803 \mu\text{s}$$

2- BRA and CALL will always take 2 instruction cycles T 4 byte \rightarrow 8

- The BNZ instruction will always take 2 instruction cycles F only if it branches to the target address.
- The CALL and RCALL instructions take the same amount of time to execute even though one is a 4 byte instruction and the other is a 2 byte F

3- Find the time delay for the delay SUBROUTINE shown below

a. 4MHz

```

MOVLW D'200'
MOVWF REGA
BACK MOVLW D'100'
MOVWF REGB
HERE NOP
      DECF REGB, F
      BNZ HERE
      DECF REGA, F
      BNZ BACK
    
```

$$T = 4 \times 100 \times 200 \times 1 \mu\text{s} = 80 \text{ ms}$$

b. 1MHz

```

MOVLW D'200'
MOVWF REGA
BACK MOVLW D'100'
MOVWF REGB
HERE NOP
      NOP
      DECF REGB, F
      BNZ HERE
      DECF REGA, F
      BNZ BACK
    
```

$$T = 5 \times 100 \times 200 \times 0.25 \mu\text{s} = 25,000 [\mu\text{s}]$$

c. 4MHz

```

MOVLW D'200'
MOVWF REGA
BACK MOVLW D'250'
MOVWF REGB
HERE NOP
      DECF REGB
      BNZ HERE
      DECF REGA
      BNZ BACK
    
```

$$T = 200 \times 250 \times 1 \mu\text{s} \times 4 = 0.2 \text{ s}$$

d. 10MHz

```

MOVLW D'200'
MOVWF REGA
BACK MOVLW D'100'
MOVWF REGB
      NOP
      NOP
      NOP
HERE DECF REGB, F
      BNZ HERE
      DECF REGA, F
      BNZ BACK
    
```


$$T = 200 \times 100 \times 3 \times 0.4 \mu\text{s} = 24 \text{ ms}$$

(PIC) سٲوان سٲس

Q1 Write a program to test PORTB to see whether it has \$ sign. If it does, send 'Y' to PORTC; otherwise, PORTC stays cleared?

```

→ CLR F TRISC
   SET F TRISB
CLR F PORTC ← MOVLW A '$'
               CPFSEQ PORTB
               BRA OVER
               MOVLW A 'Y'
               MOVWF PORTC
               OVER ...
    
```




File Reg loc.
اذا كان
السؤال

Q2 Explain what does the following program do?

```

L-byte EQU 0x6
H-byte EQU 0x7
    
```



Decimal adjust WREG

```

MOVLW 0
MOVWF H-byte
ADDWF 40H, W
DAW ←
BNC N-1
INCF H-byte, F
N-1 ADDWF 41H, W
     DAW
     BNC N-2
     INCF H-byte, F
N-2 ADDWF 42H, W
     DAW
     BNC N-3
     INCF H-byte
N-3 ADDWF 43H, W
     DAW
     BNC N-4
     INCF H-byte, F
N-4 MOVWF L-byte
    
```

* this program find the sum of the values 40, 41, 42, 43. put the result in 6 and 7 locations.
 Lbyte Hbyte

* and this program using DAW to adjust WREG values to obtain BCD values a valid


Q3] Write a program based on the flowchart below :-

```

BSF TRISA, 1
CLR TRISB
L1 BTFSS PORTA, 1
   GOTO OVER
   MOVLW A'Y'
   MOVWF PORTB
   GOTO L1
OVER MOVLW A'N'
     MOVWF PORTD
     GOTO L1


```

Handwritten note: 20 pin pins ←



Q4] Explain data dependency by drawings & list 2 ways to get rid of it :-

- ① by RAW (read-after-write)
- ② by NOP instruction



Q5] What does the following program do in two lines :-

```

RCNT EQU 0x20          BRA NEXT
MYREG EQU 0x21        OVER BCF PORTB, 1
BCF TRISB, 1          NEXT DECF RCNT, 1
MOVLW 0x41           BNZ BNZ AGAIN
MOVWF MYREG          BSF PORTB, 1
BCF STATUS, C
MOVLW 8H
MOVWF RCNT
BSF PORTB, 1
AGAIN RRCF MYREG, F
BNC OVER
BSF PORTB, 1

```

Handwritten note: (RB1, output pin)


PIC Microcontrollers

Ch.4 : PIC I/O Port Programming

4.1) I/O port programming in PIC18

- * PIC18 has many ports
 - depending on the family member
 - depending on the no. of pins on the chip
 - Each port can be configured as input or output
 - Each port has some other functions, ["Bidirectional Port", timers, ADC, interrupts and serial communication]

* Some ports have 8bits, while others have not.



* The no. of ports in the PIC18 family varies depending on the no. of pins on the chip

<u>Pins</u> (chip)	<u>18-pin</u> (PIC18F1220)	<u>28-pin</u> (PIC18F2220)	<u>40-pin</u> (PIC18F458)	<u>64-pin</u> (PIC18F6525)	<u>80-pin</u> (PIC18F8525)
PORTA	X	X	X	X	X
PORTB	X	X	X	X	X
PORTC		X	X	X	X
PORTD			X	X	X
PORTE			X	X	X
PORTF				X	X
PORTG				X	X
PORTH				X	X
PORTI				X	X
PORTJ					X
PORTK					X
PORTL					X

X : indicates that the port is available

→ To use any of these ports as an input or output port, it must be programmed.

* Each port has three SFRs associated with it (for its operation) 410

1- TRIS register (Data Direction Register) → [بيانات الـ data من الـ Input or output]

- If the corresponding bit is 0 : output
- = = = = = 1 : input

2- PORT register (reads the levels on the pins of the device)

3- LAT register (Output latch) [بيانات الـ on/off للسلك]

a. → TRIS register role in outputting data :

ex to make a port an output, we write 0s to the TRISx register ← عينا آخر

to output data to any of the pins of the PORTB, we must first put 0's into the TRISB register to make it an output port, and then send the data to the port B SFR itself.

* the following code will toggle all (8 bits) of [PORTB] forever with some time delay in between "on" and "off" states: * لول PORTB *

```

MOV LW 0H → WREG = 0
MOV WF TRISB → let port B an output port
L1 MOV LW 55h → WREG = 55h Zero الـ 0s
MOV WF PORTB → put 55h on PORTB pin
CALL DELAY
MOV LW 0xAA → WREG = AAh
MOV WF PORTB → PORT B = AAh
CALL DELAY
GOTO L1
    
```

PORT	Address
PORTA	F80H
→ PORTB	F81H
PORTC	F82H
PORTD	F83H
PORTE	F84H
LATA	F89H
LATB	F8AH
LATC	F8BH
LATD	F8CH
LATE	F8DH
TRISA	F92H
TRISB	F93H
TRISC	F94H
TRISD	F95H
TRISE	F96H

Upon reset, all ports are configured as input

TRISx register has (OFFH)

[ملاحظة] ألبسطين في الـ PORTB الـ output الـ pins الـ PIC18

وفي حال ما كانا موفدين في الـ 55H / AAH سنخزن بها الـ SFR الـ في الـ CPU الـ فقط.

SFR of PORTB

→ TRIS register role in inputting data :

to make a port an input port, we must first put 1s into the TRISx register for that port, and then bring in (read) the data present at the pins.

* the following code will get the data present at the pins of PORTC and send it to PORTB indefinitely, after adding the value 5 to it →

```
MOVLW B'00000000'  
MOVWF TRISB  
MOVLW B'11111111'  
MOVWF TRISC  
L2 MOVF PORTC, W  
ADDLW 5H  
MOVWF PORTB  
GOTO L2
```

+5 = PORTC → input
= PORTB → output

PORTA

* It's a 7 bit wide [A0-A6], but for PIC18F458 pin A6 is used for the OSC2 pin. A6 isn't available if we use a crystal frequency that provided to the PIC18F

* It can be used as an input or as an ~~input~~ ^{output} depending on the status of TRIS register

* On a Power-on reset, these pins are configured as inputs and read as '0' [default]

* The following code will continuously send out to PORTA the alternating values of 55H and AAH :-

```
; toggle all bits of PORTA  
MOVLW B'00000000'  
MOVWF TRISA → (output) PORTA  
L1 MOVLW 55H → WREG = 55H  
MOVWF PORTA → PORTA = 55H  
CALL DELAY  
MOVLW AAH → WREG = AAH  
MOVWF PORTA → PORTA = AAH  
CALL DELAY  
GOTO L1
```

Port A as output

$$(55H)' = AAH$$

by sending 55H and AAH to PORT A continuously, we toggle all 8 bits of the PORTA register, only 6 pins (RA0-RA5) will show the toggling data.

تبدیل 55H به AAH

→ To make PORT A as input:

In the following code, PORTA is configured first as an input port by writing all 1's to register TRISA, and then data is received from PORTA and saved in some RAM location of the file Reg.

	MYREG EQU 0x20	→ save it here
	MOVLW B"11111111"	→ WREG = 11111111 ₍₂₎
	MOVWF TRISA	→ make PORTA an input port
MOVFF PORTA, MYREG or W J PORTA do WREG my reg (fileReg) J W	MOVF PORTA, W	→ move from fileReg of PORTA to WREG
	MOVWF MYREG	→ save it in fileReg of MYREG (20H) loop

PORT B, C, D and E →

PORT_{B & C} are 8 pins

PORT_E is 3 pins

* Read followed by write I/O operation:-

due to the timing issue, we must be careful not to have two I/O operations one right after the other.

- Examine the following rewrite of an earlier code fragment in which data was read ~~from~~ from PORTC and sent it to PORTB ⇒

	CLRF TRISB	→ clear TRISB to make PORTB an output
	SETF TRISC	→ make PORTC an input port
L4	MOVF PORTC, W	→ get data from PORTC to WREG
	NOP	→ to ensure that data is in WREG
	MOVWF PORTB	→ before it is sent to PORTB
	BRA L4	→ keep doing it



Data Dependency
In CPU design

WREG JI do WREG (NOP) JI *
before it's read for outputting to PORTB

will introduce a bubble ← (NOP) JI
into the pipeline to remove data dependency due to RAW

(data depends) /
referred to as RAW
(Read-After-Write)

Figure (4.7) Pipeline for read followed by write I/O



↓ NOP للبرنامج السابق كان في NOP مع المقارنة مع الـ NOP

```

    CLRFB TRISB
    SETF TRISC
    L4 MOVFF PORTC, PORTB
    BRA L4
    
```

4 byte instruction [By using MOVFF]

Note

Upon reset, all ports have FFH value on their TRIS register (this makes them input ports upon reset)

Ex(4.1) Write a test program for the PIC18 chip to toggle all the bits of PORTB, PORTC, and PORTD every 1/4 of a second. Assume a crystal freq of 4MHz?

```

    List P = PIC18F458
    #include PIC18F458.INC
    
```

time delay = $250,000 \mu s = 0.25$
 $1 \mu s * 200 * 250 * 5$

$4/4 \Rightarrow 1 \mu s$

```

    R1 EQU 0x07
    R2 EQU 0x08
    ORG 0
    CLRFB TRISB → PORTB (output port)
    CLRFB TRISC → PORTC (output port)
    CLRFB TRISD → PORTD (output port)
    MOVLW 0x55 → WREG = 55H
    MOVWF PORTB → PORTB = 55H
    MOVWF PORTC → PORTC = 55H
    MOVWF PORTD → PORTD = 55H
    L3 COMF PORTB, F → toggle bits of PORTB
    COMF PORTC, F → toggle bits of PORTC
    COMF PORTD, F → toggle bits of PORTD
    CALL QDELAY → quarter of a second delay
    BRA L3
    
```

for counters (loops) 250 / 100

```

    QDELAY
    MOVLW D'200'
    MOVWF R1
    DI MOVLW D'250'
    MOVWF R2
    D2 NOP
    NOP
    DECF R2, F
    BNZ D2
    DECF R1, F
    BNZ DI
    RETURN
    END
    
```

delay 250 counters

HERE

make ports output

move the value to PORTS

COMF PORTS

بقيت

$$\text{Delay} = 250 \times 200 \times 5 \text{ MC} \times 1 \mu\text{s} = 250,000 \mu\text{s}$$

وانا بتا زفقت ان overhead بس 250,800

Review Questions

1. there are total of 5 pins in the PIC18F458
2. (True or False) * All of the PIC18F458 ports have 8 pins F
* Upon power-up the I/O pins are configured as output ports F
3. Code a simple program to send 99H to PORTB and PORTC?

```
MOVLW 99H
MOVWF PORTB
MOVWF PORTC
```

* to make PORTB an output port, we must place 00H in register TRISB.
→ * = = = = input = , = = = FFH = = TRISB.

4. Write a program to get 8bit data from PORTC and send it to PORTs B & D?

5. Write a program to toggle all the bits of PORTB and PORTC continuously?
a- using the COMF instruction

```
CLRF TRISB ←
CLRF TRISC ←
L1 MOVLW 55H
MOVWF PORTB
MOVWF PORTC
CLRF TRISB ←
COMF PORTB
COMF PORTC
CLRF TRISC ←
GOTO L1
```

```
SETF TRISC ←
CLRF TRISB ←
CLRF TRISD
L1 MOVE PORTC, W
NOP
MOVWF PORTB
MOVWF PORTD
BRA L1
```

انما في السؤال
كتابة
continuously
بشكل

4.2 I/O bit manipulation programming

In this section we will examine the PIC18 I/O instructions. We pay special attention to I/O bit manipulation because it's a powerful and widely used feature of the PIC family.

[I/O Ports and bit-addressability]

- * Sometimes we need to access only 1 or 2 bits of the port instead of the entire 8 bits.
- * For all PIC ports, we can access either all 8 bits or any single bit without altering the rest.

Table: Single-bit (bit-oriented) Instructions for PIC18

Instruction	Function
① BSF fileReg, bit	Bit Set fileReg (set the bit: bit=1)
② BCF fileReg, bit	Bit clear fileReg (clear the bit: bit=0)
③ BTG fileReg, bit	Bit toggle fileReg (complement the bit)
④ BTFSC fileReg, bit	Bit test fileReg, skip if clear (skip next instruction if bit=0)
⑤ BTFSS fileReg, bit	Bit test fileReg, skip if set (skip next instruction if bit=1)

1- "BSF fileReg, bit_num" to set HIGH a single bit of a given fileReg where this fileReg can be any location in the fileReg and bit_num is the desired bit no. from 0 to 7.


Although the bit-oriented instructions can be used for manipulation of bits D_0-D_7 of any fileReg, they are mostly used for I/O ports in embedded systems. For example "BSF PORTB, 5" sets HIGH bit 5 of PORTB

Ex(4.2) An LED is connected to each pin of PORTD. Write a program to turn on each LED from (D_0-D_7). Call a delay module before turning on the next LED?

make PORTD an output port

```

CLRF TRISD
BSF PORTD, 0
CALL DELAY
BSF PORTD, 1
CALL DELAY
BSF PORTD, 2
CALL DELAY
BSF PORTD, 3
CALL DELAY
BSF PORTD, 4
CALL DELAY
    
```



BSF

② "BCF fileReg, bit_number" to clear a single bit of a given fileReg.

* Remember that for I/O ports, we must activate the appropriate bit in the TRISx register if we want the pin to reflect the changes. For example, the following code toggles pin RB2 continuously:-

```

Pin RB2  $\leftarrow$  BCF TRISB, 2  $\rightarrow$  bit=0, make RB2 an output pin
an output pin
AGAIN BSF PORTB, 2  $\rightarrow$  bit set (RB2=HIGH)
CALL DELAY
BCF PORTB, 2  $\rightarrow$  bit clear (RB2=LOW)
CALL DELAY
BRA AGAIN  $\rightarrow$  continuously
    
```

Handwritten notes:
 * output pin
 * في فرق بين output pin و output PORT
 * BCF TRISB, 2
 * CLR TRISB
 * دالة DELAY
 * دالة دالة
 * دالة دالة

Ex(4.3) Write the following programs:-

- a) Create a square wave of 50% duty cycle on bit 0 of PORTC
- b) Create " " " " " 66% " " " " " 3 of " "

a - the 50% duty cycle means that the (on) and (off) states (or the high & low portions of the pulse) have the same length.
 therefore, we toggle RCO with a time delay between each state.

```

BCF TRISC, 0  $\rightarrow$  clear TRIS bit for RCO=out
HERE BSF BSF PORTC, 0  $\rightarrow$  set to HIGH RCO (RCO=1)
for "on" state  $\leftarrow$  CALL DELAY  $\rightarrow$  call the delay subroutine, 50% on
BCF PORTC, 0  $\rightarrow$  RCO = 0
for "off" state  $\leftarrow$  CALL DELAY  $\rightarrow$  for 50% off
BRA HERE HERE  $\rightarrow$  keep doing it
    
```

on \rightarrow BSF
 off \rightarrow BCF



OR

```

BCF TRISC, 0  $\rightarrow$  make RCO = out
HERE BTG PORTC, 0  $\rightarrow$  complement bit 0 of PORTC
CALL DELAY  $\rightarrow$  call the delay subroutine
BRA HERE  $\rightarrow$  keep doing it
    
```

b) A 66% duty cycle means that the "on" state is twice the "off" state

```

BCF TRISC, 3  $\rightarrow$  clear TRISC3 bit for output
BACK BSF PORTC, 3  $\rightarrow$  RC3 = 1
for "on"  $\leftarrow$  CALL DELAY  $\rightarrow$  call the delay subroutine
CALL DELAY  $\rightarrow$  twice for 66%
BCF PORTC, 3  $\rightarrow$  RC3 = 0
for "off"  $\leftarrow$  CALL DELAY  $\rightarrow$  call delay once for 33%
BRA BACK  $\rightarrow$  keep doing it
    
```

66% \rightarrow on
 33% \rightarrow off

duty cycle \rightarrow $\frac{\text{on}}{\text{on} + \text{off}}$
 by default (on state) \rightarrow $\frac{2}{3}$
 off state \rightarrow $\frac{1}{3}$

"BTG fileReg, bit_number" to toggle a single bit of a given fileReg


```

BCF TRISB, 2 → make RB2 an output pin
BACK BTG PORTB, 2 → toggle pin RB2 only
CALL DELAY
BRA BACK
    
```

* RB2 is the 3rd bit of PORTB
(the first bit RB0, the second RB1, ...)

④ BTFSS (bit test fileReg, skip if set)

to monitor the status of a single bit for HIGH.
this instruction tests the bit and skips the next instruction if it's HIGH.



$0 \leq f \leq FF$


$0 \leq b \leq 7$

"BTFSS fileReg, bit_num"

مراقب الحالة التي يريها
monitoring if it's high

⑤ BTFSC (bit test fileReg, skip if clear)

to monitor the status of a single bit for LOW.
This instruction tests the bit and skips the instruction right below it if the bit is LOW.




$0 \leq f \leq FF$

$0 \leq b \leq 7$

Ex(4.4) Write a program to perform the following:-

a) Keep monitoring the RB2 bit until it becomes HIGH(1)

b) when RB2 becomes HIGH, write 45H value to PORTC, and also send a HIGH-to-Low pulse to RD3 ?



low to high output

output PORT
CLRF TRISx

```

BSF TRISB, 2 → RB2 input
CLRF TRISC → PORTC output
BCF TRISB TRISD, 3 → RD3 output
MOVLW 45H → WREG = 45H
    
```

```

AGAIN BTFSS PORTB, 2 → bit test RB2 for HIGH
      BRA AGAIN → keep checking if Low
    
```

```

MOVWF PORTC → issue WREG to PORTC
    
```

```

BSF PORTD, 3 → bit set fileReg RD3 (H-to-L)
    
```

```


BCF PORTD, 3 → bit clear fileReg RD3 (L)
    
```

Instruction في كل مرة
RB2 يكون عالي (High)
HIGH (Low) يكون عالي
PORTC is 45H
It also sends a HIGH-to-low pulse to RD3

Ex(4.5) Assume that bit RB3 is an input and represents the condition of a door alarm. If it goes LOW it means that the door is open. Monitor the bit continuously. Whenever it goes LOW, send a HIGH-to-LOW pulse to PORT RC5 to turn on a buzzer

```

BSF TRISB, 3 → RB3 input
BCF TRISC, 5 → RC5 output
HERE BTFSS PORTB, 3 → keep monitoring RB3 for LOW LOW
    BRA HERE → stay in the loop
BSF PORTC, 5 → RC5 High
BCF PORTC, 5 → RC5 Low for H-to-L
BRA HERE
    
```



Reading a single bit


We can use the bit test instructions to read the status of a single bit and send it to another bit or save it.

Ex(4.8) A switch is connected to pin RB0 and an LED to pin RB7. Write a program to get the status of SW and send it to the LED?

```

BSF TRISB, 0 → RB0 input
BCF TRISB, 7 → RB7 output
AGAIN BTFSS PORTB, 0 → bit test RB0 for HIGH
    GOTO OVER → it must be low
BSF PORTB, 7 → skip if set
    GOTO AGAIN → من الوجود
BCF PORTB, 7
    GOTO AGAIN
    
```

RBO على طرفه
 BTFSS
 اذا ما عرفت ال
 switch الى
 zero
 BRA الى
 OVER



Reading input pins vs. LATx port

- * In reading a port, some instructions read the status of the port pins while others read the status of an internal port latch called LATx.
- * When reading ports there are two possibilities:-
 - ① Read the status of the input pin
 - ② = = internal latch of the LAT register

Reading LATx for port

Consider "COMF PORTB" instruction. The sequence of actions taken when such an instruction is executed is as follows:-

- ① the instruction reads the internal latch of the LATB and brings that data into CPU
- ② complemented the data
- ③ the result is rewritten back to the LATB latch.
- ④ the data on the pins are changed only if the TRISB bits are cleared to 0's

* this is called (read-modify-write). To use it, the port must be configured as output:-

Some of the instructions (Read-~~write~~ modify-write)

ADDWF	fileReg, d	→ add WREG from f
BSF	fileReg, bit	→ bit set fileReg
BCF	fileReg, bit	→ bit clear fileReg
COMF	fileReg, d	→ complement f
INCF	fileReg, d	→ increment f
SUBWF	fileReg, d	→ subtract WREG from f (F-W)
XORWF	fileReg, d	→ exclusive-OR WREG with f

XOR 11 is 10 bit ds

x	y	f
0	0	0
0	1	1
1	0	1
1	1	0

Ch.5 Arithmetic, Logic Instructions and programs

This chapter describes all PIC arithmetic and Logic instructions. Program examples are given to illustrate the application of these instructions

5.1 Arithmetic Instructions →

Unsigned no.'s defined as (data in which all the bits are used to represent data, and no bits are set aside for the +ve or -ve sign. this means that the operand can be between (00-FF)H for 8 bit data.

Addition of unsigned no.'s ∴

① "ADDLW K" , WREG = K+WREG

Ex(5.1) Show how the flag register is affected by the following instructions :-

```
MOVLW 0F5H
ADDLW 0BH
```

0F5
+ 0B →



- C=1 → there's a carry out from D7
- DC=1 → there's a carry from D3 to D4
- Z=1 → the result is zero in WREG

② "ADDWF fileReg, d"

Ex(5.2) Assume that fileReg RAM Locations 40-43H have the following hex values. Write a program to find the sum of the values. At the end of the program, location 6 of the fileReg should contain the low byte and location 7 the high byte of the sum.

- 40 → 7D
- 41 → EB
- 42 → C5
- 43 → 5B

Hbyte EQU 0x07
Lbyte EQU 0x06

INCF Hbyte, f
NY MOVWF Lbyte

[Lbyte = 88H]

```
MOVLW 0H
MOVWF Hbyte
ADDWF 0x40, W
BNC N1
```

N1 INCF Hbyte, f → \overline{C} \overline{DC} \overline{Z}

```
N1 ADDWF 0x41, W
```

```
BNC N2
```

N2 INCF Hbyte, f → \overline{C} \overline{DC} \overline{Z} [C=1]


```
N2 ADDWF 0x42, W
```

```
BNC N3
```

N3 INCF Hbyte, f → \overline{C} \overline{DC} \overline{Z} [C=1]

```
N3 ADDWF 0x43, W
```

```
BNC N4
```



③ ADDWFC (ADDW and fileReg with carry), adding two 16 bit numbers →


Ex(5.3)

Write a program to add two 16 bit no.'s. The numbers are 3CE7H and 3B8DH. Assume that fileReg location 6 = (8D) and location 7 = (3B). Place the sum in fileReg locations 6 and 7; 6 should have the lower byte.

```

→ MOVLW 08DH
   MOVWF 0x06
   MOVLW 03BH
   MOVWF 0x07
   MOVLW 0E7H

```



Address	Data
06H	08D
07H	03B

for the lower byte

```

← ADDWF 06H, F → WREG f
                   0E7 + 08D =

```

for the higher byte

```


MOVLW 03CH
ADDWFC 07H 07H, F → 03C + 03B =

```


BCD no. system (Binary Coded Decimal) →

- * We use it in everyday life
- * In computer literature, one encounters two terms for BCD numbers:
 - ① Unpacked BCD: the lower 4 bits are just used and the rest are 0's

Digit	BCD
0	0000
1	0001
2	0010
3	0011
4	0100
5	0101
6	0110
7	0111
8	1000
9	1001



② Packed BCD → a single byte has two BCD no.'s in it
 requires 1 byte of memory is needed to store it
 [so, it's efficient in storing data]




* the problem of using adding BCD no.'s:


```

MOVLW 017H
ADDLW 028H

```



Which isn't BCD ← (2FH)



← 6 principle (BCD no) is des ord

DAW (Decimal Adjust WREG)



- * it works only with an operand in the WREG
- * add 6 to the lower or higher nibble if needed
- * after execution →

- If the lower (4bit) > 9, or if DC=1, add 6 to the lower nibble.
- " " upper (4bit) > 9, " " C=1, " 6 " " upper " "

Ex ①

```



MOVLW 00H
ADDLW 09H
ADDLW 08H
DAW
    
```



Ex ②

```

MOVLW 57H
ADDLW 77H
DAW
    
```







Subtraction of unsigned no.'s →

- * In the PIC18 we have 4 instructions for subtraction: [SUBLW, SUBWF, SUBWFB, SUBFWB]
 - * ① SUBLW k (WREG = k - WREG)
 - take the 2's complement of WREG operand
 - add it to the k operand
- they're performed by the internal hardware of the CPU

Ex (5.5) show the steps involved in the following :-

```

MOVLW 23H
SUBLW 3FH
    
```



(carry bit)

the flags :

- N=0
- C=1
- DC=1
- Z=0

→ if c=0 or N=1, the result is (-ve)

Ex(5.6) Write a program to subtract 4C-6E? [using SUBWF]

→ MYREG EQU 0x20

```

MOVLW 4CH
MOVWF MYREG
MOVLW 6EH

```

F-W

```

SUBWF MYREG, W
BNN NEXT

```




```

NEGF WREG
NEXT MOVWF MYREG

```



address	Data
0x20	4C



the result is (-ve) cuz C=0

2's comp ال 22H
 ال 22H ال 22H


ازا كان الناتج -ve
 ال 22H ال 22H
 ال 22H ال 22H

Multiplication of unsigned no. →

* PIC supports byte-by-byte multiplication, the bytes are assumed to be unsigned data.

[MULLW k] → WREG = k * W


- one of the operand must be in WREG, and the second must be a literal value k



```


Ex MOVLW 25H → (WREG=25H)
MULLW 65H → 25 * 65 =

```



5.2 Signed number concepts and arithmetic operations

- * Many applications in everyday life requires signed data (to be +ve/-ve)
- * The MSB is set aside for the sign \rightarrow 0 (+ve no.)
 \rightarrow 1 (-ve no.)
 the rest of 7 bit used for the magnitude only.



- * You have 128 (-ve no.'s) and 127 (+ve no.'s)

- * To convert to (-ve no.) representation: takes 2's comp. for this no. by

$$\left[\begin{array}{r} 1's \text{ comp} \\ \hline 1 + \\ \hline 2's \text{ comp.} \end{array} \right]$$

Overflow problem in signed no. operations \rightarrow

- * An overflow occurs when the result of an operation is too large for the register.
- * OV flag indicate whether the result is valid or not
 IF $OV=1$, the result is erroneous.
- * When is the OV flag set? "In 8 bit signed no."
 - ① there's a carry (D6-D7) but no carry out at D7 ($c=0$)
 - ② there's a carry from D7 out ($c=1$) but no carry from (D6-D7)

\therefore **OV = 1** IF there's (a carry out from D7) or (a carry from D6 to D7)
 But not both

OV = 0 IF there's (a carry from D6 to D7) and (from D7 out)

EX ① Examine the following code and analyze the result, including N & OV flags

\rightarrow `MOVLW +d'96'` \rightarrow $\overset{\text{D7}}{1} \overset{\text{D6}}{0} \overset{\text{D5}}{0} \overset{\text{D4}}{1} \mid \overset{\text{D3}}{0} \overset{\text{D2}}{1} \overset{\text{D1}}{1} \overset{\text{D0}}{0}$

\rightarrow `ADDLW +d'70'` \rightarrow $\overset{\text{D7}}{0} \overset{\text{D6}}{1} \overset{\text{D5}}{1} \overset{\text{D4}}{1} \mid \overset{\text{D3}}{0} \overset{\text{D2}}{0} \overset{\text{D1}}{0} \overset{\text{D0}}{0} +$

$\overset{\text{D7}}{0} \overset{\text{D6}}{0} \overset{\text{D5}}{0} \overset{\text{D4}}{0} \mid \overset{\text{D3}}{0} \overset{\text{D2}}{1} \overset{\text{D1}}{1} \overset{\text{D0}}{0}$

\downarrow
 +ve no. **06H**

OV = 0
 N = 0
 sum = 06H = 4₁₀

② `MOVLW -D'128'` \rightarrow

$-D'2'$ \rightarrow $\overset{\text{D7}}{1} \overset{\text{D6}}{1} \overset{\text{D5}}{1} \overset{\text{D4}}{1} \mid \overset{\text{D3}}{1} \overset{\text{D2}}{1} \overset{\text{D1}}{0} \overset{\text{D0}}{0} +$

-128

$\begin{array}{r} 1100 \mid 0000 \\ 0011 \mid 0111 \\ \hline 1001 \mid 1000 \end{array}$ 1's comp

$\begin{array}{r} 1001 \mid 1000 \\ 0011 \mid 0111 \\ \hline 1001 \mid 1000 \end{array}$

3 8 H

5.3 Logic and compare instructions

* the widely used logic instructions are

~~ANDLW~~ ANDLW (k) → WREG and k
 ANDEFW fileReg, d
 IORLW (k)
 IOREFW fileReg, d
 XORLW (k)
 XOREFW fileReg, d


* It effects on only Z and N flags.

Ex ① MOVLW 35H
 ANDLW OF → WREG = 35H → 35H : 0011 0101
 W = 35 AND OF 0FH : 0000 1111 and
 ∴ WREG = 05H

OR, XOR
 ↓
 [0 (مساوية) ← 00, 0
 1 (مختلفة) ← 01, 1]

[Complement Instructions in the fileReg] →

COMF fileReg, d → taking 1's comp. of the fileReg contents



* It effect only Z & N flags.

NEGF [negative fileReg] → this takes the 2's comp. of a fileReg, it effect all flags.

Ex Find the 2's comp. of 85H. 85H is (-123) ∴

MYREG EQU 0x10

MOVLW 85
 MOVWF MYREG
 NEGF MYREG

85H = 1000 0101
 1's = 0111 1010
 + 1


 0111 1011
 2's comp. = (7 B)H

Compare Instruction →

these instructions take 1/2 cycle(s)


$\overset{\text{greater than}}{\uparrow}$
 CPFSGT fileReg → compare fileReg with WREG, skip if greater than ($\text{fileReg} > W$)
 $\overset{\text{equal}}{\leftarrow}$ CPFSEQ fileReg → = = = = = equal ($F=W$)
 \downarrow
 $\overset{\text{less than}}{\downarrow}$ CPFSLT fileReg → = = = = = less than ($f < W$)

Fig(1) Flowchart for CPFSGT :-




AGAIN CPFSGT COUNT
 GOTO AGAIN
 MOVWF PORTB

Fig(2) Flowchart for CPFSEQ :-



AGAIN CPFSEQ COUNT
 GOTO AGAIN
 MOVWF PORTB

Fig(3) Flowchart for CPFSLT :-



AGAIN CPFSLT COUNT
 GOTO AGAIN
 MOVWF PORTB

Ex(5.27) Write code to determine if data on PORTB contains the value 99H. If so, write letter 'Y' to PORTC; otherwise, make PORTC = 'N'?

```

CLRF TRISC ← output PORTC
SET TRISB → input PORTB
MOVLW A'N'
MOVWF PORTC
MOVLW 99H
CPFSEQ PORTB
BRA OVER
MOVLW A'Y'
MOVWF PORTC
OVER . . . . .
    
```

ASCII code



data في الذاكرة ←
fileReg و WREG في
PORTB و 99H = 99

اذا
كانوا
متساويين
(عند شرط الـ equal)


```

CLRF TRISC
SETF TRISB
MOVLW 99H
CPFSEQ PORTB
BRA OVER
MOVLW A'Y'
MOVWF PORTC
OVER MOVLW A'N'
MOVWF PORTC
END
    
```

skip if equal


5.4 Rotate instruction and data serialization

- * In many applications there's a need to perform a bitwise rotation of an operand.
- * In the PIC18 the rotation instructions



* Rotating the bits of fileReg right to left :-

RRNCF fileReg, d → rotate fileReg right (no carry)




```

Ex MYREG EQU 0x20
MOVLW 36H
MOVWF MYREG
    
```


```

rotate
00011011 ← RRNCF MYREG, f
10001101 ← RRNCF MYREG, f
11000110 ← RRNCF MYREG, f
01100011 ← RRNCF MYREG, f
    
```



2 rotating through the carry → [the carry bit, making the register 9bit]

[RRCF fileReg, d], rotate fileReg right through a carry



```


Ex MYREG EQU 0x20
BCF STATUS, C → C=0
MOVLW 26H → WREG = 0010 0110
MOVWF MYREG → MYREG = 0010 0110
RRCF MYREG, f → = 0001 0011, C=0
RRCF MYREG, f → = 0000 1001, C=1
RRCF MYREG, f → = 1000 0100, C=1
    
```

Carry is D0 of status
 D0 کان لڄا
 Carry ۾ 0
 Carry ۾ 1
 D7 لڄو

* [RLCF fileReg, d], rotate fileReg left to right through a carry

```

Ex MYREG EQU 0x20
BSF STATUS, C → C=1 (D, status)
MOVLW 15H
MOVWF MYREG → = 0001 0101
RLCF MYREG, f → = 0010 1011, C=0
RLCF MYREG, f → = 0101 0110, C=0
RLCF MYREG, f → = 1010 1100, C=0
RLCF MYREG, f → = 0101 1000, C=1
    
```



output D0 is D7 like
 Carry لڄو

Serializing Data → "make the data serial"

It's one of the most widely used applications of the rotate instruction.

* Sending a byte of data, one bit at a time through a single pin of mc :-

- ① using the serial port
- ② Using a programming technique to transfer data one bit at a time and control the sequence of data and spaces between them.



Ex(5.28) Write a program to transfer value 41 serially (one bit at a time) via pin RB1. Put one high at the start and end of the data. Send the LSB first?

```

→
COUNT EQU 0x20 → fileReg location for counter
MYREG EQU 0x21 → fileReg location for rotate
BCF TRISB, 1 → RB1 output pin
MOVLW 41H → WREG = 41
MOVWF MYREG → load the counter value to be serialized
BCF STATUS, C → C=0
MOVLW 08H
MOVWF COUNT → load the counter
BSF PORTB, 1 → RB1 = high
AGAIN RRCF MYREG, F → rotate right via carry
BNC OVER
BSF PORTB, 1 → set the carry bit to RB1
BRA NEXT
OVER BCF PORTB, 1
NEXT DECF COUNT, F
BNZ AGAIN
BNZ PORTB, 1 → RB1 = high

```

Ex(5.29) Write a program to bring in a byte of data serially (one bit at a time) via pin RC7 and save it in fileReg location 0x21. The byte comes in with the LSB first?


```

COUNT EQU 0x20 → fileReg location for counter
MYREG EQU 0x21 → incoming byte
BSF TRISC, 7 → input RC7 pin
MOVLW 8H
MOVWF COUNT → load the counter
AGAIN BTFSC PORTC, 7 → if RC7=0, skip
BSF STATUS, C ← status carry → C=1
BTFSS PORTC, 7 → skip if RC7=1 if not 0
BCF STATUS, C → C=0, otherwise
RRCF MYREG, F → rotate right carry into MYREG
DECF COUNT, F → decrement the counter
BNZ AGAIN → repeat until COUNT=0
new loc 21H has the byte

```

SWAPF → [SWAPF FileReg = d]

- * It works on the FileReg.
- * It swaps the lower nibble (4bit) and the higher nibble (4bit)



Review Questions

① What's the value of MYREG in the FileReg after the following codes executed;

* MYREG EQU 0x40
 MOVLW 0x25
 MOVWF MYREG = 00100101
 RRCF FileReg, F = 10010010
 RRCF = = 01001001
 RRCF = = 10100100
 RRCF = = 01010010 ← answer 52H

* MYREG EQU 0x40
 MOVLW 0x25
 MOVWF MYREG = 00100101
 RLNCF MYREG, F = 01001010
 RLNCF = = 10010100
 RLNCF = = 00101001
 RLNCF = = 01010010 ← answer 52H

* MYREG EQU 0x20
 CLRF MYREG → MYREG = 00000000 (C=1)
 BSF STATUS, C ; C=1
 RRCF MYREG, F → = 10000000 (C=1)
 BSF STATUS, C ; C=1
 RRCF MYREG, F → = 11000000
COH = Answer

5.5 BCD and ASCII Conversion →

- * Many newer mc's have a real time clock (RTC), where the time & date are kept even when the power is off. These mc's provide the time and date in BCD. To display them, they must convert BCD values to ASCII.

ASCII numbers [American Standard Code for Information Interchange]

On ASCII keyboards, when the key "0" is activated, "011 0000" is provided to the computer 30H

* 31H → 0011 0001 provided for key "1" and so on.

Key	ASCII(hex)	Binary	BCD (unpacked)
0	30	0011 0000	0000 0000
1	31	0011 0001	0000 0001
2	32	0011 0010	0000 0010
3	33	0011 0011	0000 0011
4	34	0011 0100	0000 0100
5	35	0011 0101	0000 0101
6	36	0011 0110	0000 0110
7	37	0011 0111	0000 0111
8	38	0011 1000	0000 1000
9	39	0011 1001	0000 1001

8 bit

Packed BCD to ASCII Conversion →

- * The RTC provides the date and the time in packed BCD, regardless of whether the power is on or off.
- * This data to be displayed on a device such as in LCD, it must be in ASCII format

<u>Packed BCD</u> 29 H 0010 1001	<u>Unpacked BCD</u> 02H & 09 H 0000 0010 & 0000 1001	<u>ASCII</u> 32H & 39 H 0011 0010 & 0011 1001
--	---	--

* ASCII to Packed BCD conversion →

Key	ASCII	Unpacked BCD	Packed BCD
4	34	0000 0100	47H
7	37	0000 0111	

↓ also ↓ also
↓ 8 bit ↓ 8 bit
unpacked (to get rid of the high bit)

Ex ~~34~~

It just gets unpacked

Ex (5.32) Assume that register WREG has packed BCD. Write a program to convert packed BCD to two ASCII no.'s and place them in fileReg locations 6 and 7?

→

BCD_VAL	EQU	0x29] set aside fileReg locations
L-ASC	EQU	0x06	
H-ASC	EQU	0x07	

MOVLW	BCD_VAL	→ w = 29H, packed BCD
ANDLW	0FH	→ (w = 09) mask the upper nibble
IORLW	30H	→ make it an ASCII, w = 39H ('9')
MOVWF	L-ASC	→ save it (L-ASC = 39H) ASCII char.
MOVLW	BCD_VAL	→ w = 29H get BCD data once more
ANDLW	0F0H	→ mask the lower nibble (w = 20H)
SWAPF	WREG, W	→ swap nibbles (w = 02H)
IORLW	30H	→ make it an ASCII, w = 32H ('2')
MOVWF	H-ASC	→ save it (H-ASC = 32H ASCII char)

PIC microcontrollers

Ch.6) Bank Switching, Table Processing, Macros and Modules

Addressing modes: the ways that the CPU can access the data, that could be in a register, or in memory, or provided as an immediate value.

Immediate (Literal) ← Immediate value → Indirect Register (FSRx) → Indexed ROM

The PIC18 provides a total of 4 distinct addressing modes →

- 1- Immediate
- 2- Direct
- 3- Register indirect
- 4- Indexed ROM

6.1 Immediate and Direct addressing modes →

* In immediate addressing mode, the operand is a literal constant, comes after the opcode. ← immediate data

this mode used to load info. into WREG and selected register, not to any file Register.

used also to perform arithmetic and logic operations on WREG only.

MOVLW 25H → load WREG by 25H value

MOVLW D'62'

SUBLW B'0100' → subtract WREG from '0100'

ANDLW D'10' → AND WREG with "10 decimal"

فقد يمكن أن نستخدم الـ EQU directives في immediate data، مثل:

```
COUNT EQU 0x20
...
MOVLW COUNT / WREG = COUNT = 20H
```

(k) literal value

* In direct addressing mode → "register direct" mode

Recall

the 256 byte access bank file register is split into 2 sections → (00-7FH) to GPR's
 (F80-FFFH) to SFR's
 the access bank is the default bank when the PIC18 is powered up.
 unused location SFR ↓

→ the operand data is in a RAM location whose address is known and given as a part of the instruction.

Ex MOVLW 56H → WREG = 56H / an immediate addressing mode

direct mode → MOVWF 40H → copy WREG into fileReg. RAM location 40H
 MOVFF 40H, 50H → copy data from 40H location to 50H

What is the difference between INCF fileReg, W ?
 INCF fileReg, F ?

the difference is in the destination bit that gives the option to saving the result in the fileReg itself, or in WREG.
 (the default destination is in F)

What's the difference between DECFSZ and DECF ?

the differences between them are in the → operation
 → branch

* SFR registers and their addresses ⇒

- The SFR's can be accessed by their names (which is much easier) or by their addresses.

[PORT B has address F80H] للتوضيح

MOVWF F81H
 MOVWF PORT B

← نفس الشيء
 إلا أن يعرف باسمه
 PORTB

note WREG is one of the SFR, has the address FE8H
 program counter (PC) is part of the SFR

6.2 Register indirect addressing mode [FSR / INDF]

- A register is used as a pointer to the data RAM location

In PIC18, three registers are used for this purpose: FSR0, FSR1, FSR2

(File Select Register (FSR), a 12 bit reg. allowing access to the entire 4096 bytes of data RAM space in the PIC18.)

- FSR split by PIC18 into 2 sections \rightarrow FSRxH
 \rightarrow FSRxL

- We use LFSR to load the RAM address.

In other words, when FSRx are used as pointers, they must be loaded first with the RAM addresses as shown below:-

LFSR 0	,	30H	\rightarrow load FSR0 with 30H	
LFSR 1	,	40H	\rightarrow \approx FSR1 = 40H	<u>it needs 2 cycles</u>
LFSR 2	,	6FH	\rightarrow \approx FSR2 = 6FH	

\rightarrow address in RAM memory locations

The INDF is another register that associated with the reg. indirect addressing mode.

- Each of FSR0, FSR1, FSR2 registers has an INDF register associated with it (INDF0, INDF1, INDF2)

When we move data into INDFx we're moving data into a RAM location pointed to by the FSR.

* In the same way, when we read data from the INDF register, we're reading data from a RAM location pointed to by the FSR.

LFSR 0, 0x30 \rightarrow FSR0 = 30H RAM location pointer

MOVWF INDF0 \rightarrow copy contents of WREG into RAM
; location whose address is held by
; 12 bit FSR0 reg.

WREG = FSR0 = 30H \rightarrow

- * Advantages of register indirect addressing mode →
- It makes accessing data dynamic (as direct addressing / static)
- Looping is possible to increment the address

Ex(6.2) Write a program to copy the value 55H into RAM memory locations 40H to 45H using :-

a) Direct

```

MOVLW 55H
MOVWF 40H
MOVWF 41H
MOVWF 42H
MOVWF 43H
MOVWF 44H
MOVWF 45H
  
```

FSRO = 40
 copy w to FSRO
 FSRO = 41
 41 55H
 FSRO
 الـ 55H
 الـ 41
 الـ 40

b) Indirect w/o abop

```

MOVLW 55H      load the pointer
LFSR 0, 40H
MOVWF INDF0
INCF FSRL, F
MOVWF INDF0
INCF FSRL, F
MOVWF INDF0
INCF FSRL, F
MOVWF INDF0
INCF FSRL, F
MOVWF INDF0
  
```

FSRO = 40
 copy w to FSRO
 FSRO = 41
 الـ 55H
 الـ 41
 الـ 40

c) a loop

```

COUNT EQU 0x10
MOVLW 5H
MOVWF COUNT    COUNT=5
LFSR 0, 0x40
MOVLW 55H
B1 MOVWF INDF0
INCF FSRL, F
DECF COUNT, F
BNZ B1 Loop until COUNT=0
  
```

عنوان الـ 40H

↓
 the most efficient way

∞ INDF → FSRL من الـ 40H
 * address لوين الـ 40H الـ 45H
 * data الـ 55H

to increment the pointer ← INCF FSRL, F ← فتلـ 40H الـ 41H

[direct addressing mode] وفي الـ 40H الـ 45H looping الـ 55H الـ 40H الـ 45H



* Auto_increment option for FSR →

- the normal increment for the pointer by using "INCF FSRn, F" can cause problem since it increments 8bit, when an address such as 5FFH is incremented.

the (INCF FSRn, F) will not propagate the carry into the FSRnH reg.

- Auto Inc/Dec solve the problem (without affecting the status flags) just for the entire 12bits of the FSRn by using CLRF instruction →

Instruction

Function

- CLRF INDF_n → After clearing FileReg pointed by FSR_n, the FSR_n stays the same.
- CLRF POSTINC_n → After clearing FileReg pointed by FSR_n, the FSR_n is incremented (Like x++)
- CLRF PREINC_n → The FSR_n is incremented then FileReg pointed to by FSR_n is cleared (Like ++x)
- CLRF POSTDEC_n → After clearing FileReg pointed by FSR_n, the FSR_n is decremented (Like x--)
- CLRF PLUSW_n → Clears FileReg pointed by FSR_n + WREG, and FSR_nW are unchanged.

Ex 4 Write a program to clear 16 RAM locations starting at RAM address 60H.

Using :- a) INCF FSRnL

b) Auto ~~increment~~ -increment

```

COUNT REG EQU 10H → FileReg Location for counter
CNTVAL EQU D'16' → counter value
MOVLW CNTVAL → w=16
MOVWF COUNTREG → Count=16
LFSR 1, 60H → FSR1 = 60H
B2 CLRF INDF1 → clear RAM loc. B2
      ← INCF FSR1L, F → points to
      DECF COUNTREG, F
      BNZ B2 → decrement counter
    
```

increment FSR1L, point to next loc.

```

COUNT REG EQU 10H
CNTVAL EQU D'16'
MOVLW CNTVAL
MOVWF COUNTREG
LFSR 1, 60H ← FSR1 = 60H
B2 CLRF POSTINC1 → clear RAM inc. FSR1 pointer
      DECF COUNTREG, F
      BNZ B2 ↓ dec counter
    
```

Ex(5) Write a program to copy a block of 5 bytes of data from RAM locations starting at 30H to RAM locations starting at 60H

```

→ COUNTREG EQU 0x10 → FileReg Loc for counter
   CNTVAL EQU D'5' → counter value
   MOVLW CNTVAL → WREG 10 = WREG
   MOVWF COUNTREG → Count = 10
   LFSR 0, 30H → FSRO = 30H, RAM address
   LFSR 1, 60H → FSRI = 60H, = =
B3 MOVF POSTINCO, W → copy RAM to WREG and increment FSRC
   MOVWF POSTINCI → copy WREG to RAM = = FSRI
   DECF COUNTREG, F → decrement counter
   BNZ B3 → loop until counter = zero
  
```

* before we run the above program, 30 = ('H')
 31 = ('E')
 32 = ('L')
 33 = ('L')
 34 = ('O')

* After the program is run, the addresses [60-64H] have the same data as [30-34H] → 30 = ('H') 31 = ('E') 32 = ('L') 33 = ('L')
 60 = ('H') 61 = ('E') 62 = ('L') 63 = ('L')
 34 = ('O')
 64 = ('O')

Ex(6) Assume that RAM locations [40-43H] have the following hex data. Write a program to add them together and place the result in locations 06 and 07

address	data
040H	7D
041H	EB
042H	C5
043H	5B

40 = 7D
 41 = EB
 42 = C5
 43 = 5B

```

COUNTREG EQU 20H → counter location
L-Byte EQU 0x06
H-Byte EQU 0x07 ] locations
CNTVAL EQU 4 → counter value
MOVLW CNTVAL → WREG = 4
MOVWF COUNTREG → count = 4
LFSR 0, 0x40 → FSRO = 40H
CLRF WREG → clear WREG
CLRF H-Byte → clear H-Byte
  
```

no bus


```

BS      ADDWF POSTINC0, W → add RAM to WREG
BNC     OVER → if C=0 and increment FSRO
INCF    H-Byte, F → go to next
OVER    DECF    COUNTREG, F → C=1, add 1 to H-Byte
        BNZ     BS      ↓ dec. counter
        MOVWF   L-Byte
    
```

loop until counter is zero ←

Ex(7) How to use all three FSRn?
Write a program to add the following multi-byte BCD numbers and save the result at location 60H?

address	data
030H	77
031H	65
032H	89
033H	12
034H	00
050H	39
051H	78
052H	64
053H	23



```

COUNTREG EQU 20H
CNTVAL EQU D'4' ←
MOVLW CNTVAL
MOVWF COUNTREG
LFSR 0, 0x30
LFSR 1, 0x50
LFSR 2, 0x60 ] loading pointer
BCF STATUS, C → clear carry flag for the LSB
BS MOVF POSTINC0, W → copy RAM to WREG & INC. FSRO
ADDWFC POSTINC1, W
DAW → decimal adjust WREG
MOVWF POSTINC2 → copy W to RAM and Inc. FSR2
DECF COUNTREG, F
BNZ BS ↓ dec. counter
    
```

add RAM to W and increment FSR1 ←

* before the addition we have:

33 = (12)	32 = (89)	31 = (65)	30 = (77)
53 = (23)	52 = (64)	51 = (78)	50 = (39)

* After the addition we have:

63 = (36)	62 = (54)	61 = (44)	60 = (16)
-----------	-----------	-----------	-----------

6.3 Lookup table and table processing

We have seen that the PIC18 has a max. of 2M of code (ROM space) and 4KB of data RAM space. While we never use any of the data RAM space for storing code, we can use the code space to store fixed data.

→ Beside instructions, ROM has enough space to store fixed data. So in this section we discuss how to access fixed data residing in the program ROM space of the PIC18, by firstly examining how to store them in ROM using the DB (define byte) directive.

* DB directive → is widely used to allocate ROM program memory in byte-sized chunks. [used to define an 8bit fixed data]

- When DB is used to define fixed data, the no.'s can be in decimal, hex, binary, or ASCII formats.

- Use single quotes (') for a single character or (") for a string.

```
ORG    0x500
DATA1  DB    0x39
DATA2  DB    'Z'
DATA3  DB    "Hello All"
```

- ROM address must be even

Reading table elements in the PIC18

- program counter is 21 bit, which is used to point to any location in ROM space.

- How to fetch data from the code space?

• known as a table processing, register indirect ROM addressing mode.

• there are table read and table write instructions.

- To read the fixed data byte :-

• We need an address pointer: TBLPTR points to data to be fetched 21 bits as the PC!!

divided to 3 reg.'s 8 TBLPTRL / TBLPTRH / TBLPTRU (all parts of SFRs)

- 8 bits (zeros) 2 bit

because we haven't an instruction that can load the 21 bit address into TBLPTR

* Auto_increment option for TBLPTR →

- because it's a 21 bit register, it can cover from $[000000-1FFFFFFH]$ which is the 2M ROM space of the PIC18.
- Using the "INCF TBLPTRL, f" instruction to increment the pointer can cause a problem when an address such as 5FFH is incremented.
- The carry will not propagate into TBLPTRH.

PIC18, Table Read Instructions

TBLRD*	Table Read	After read, TBLPTR stays the same
TBLRD*+	Table Read with post-inc.	Reads and increments TBLPTR
TBLRD*-	= = = = -dec	= = decrements TBLPTR
TBLRD+*	= s s Pre-inc	Increments TBLPTR and then reads.

note the byte of data is read into the TABLATCh reg. from code space ~~pointed to~~ pointed to by TBLPTR

Ex(10) Assume that ROM space starting at 250H contains "USA", write a program to send all the characters to PORTB one ~~byte~~ byte at a time

→ a) using a counter →

```

RCOUNT EQU 0x20 → counter loc
CNTVAL EQU 0x3 → counter value
ORG 0H
MOVLW 50H → WREG = 50H, low byte address
MOVWF TBLPTRL → look up table low byte address
MOVLW 0x02 → WREG = 2, high byte address
MOVWF TBLPTRH → look up table high byte address
MOVLW CNTVAL → WREG = 3, counter value
MOVWF RCOUNT → load counter
CLRF TRISB → Port B, output port
B6 TBLRD* → read table byte pointed to by TBLPTR
MOVWF TABLAT, PORTB → send it to PORTB
INCF TBLPTRL, f → increment to point to next char.
DECF RCOUNT, f → dec. the counter
BNZ B6 → repeat if counter ≠ 0
HERE GOTO HERE

```

*(@bin) 888
Jinli*

; data is burned into code (program) space starting at 250H

```
ORG 0X250
MYDATA DB "USA"
END
```

b) Using null char. for end of string:-

```
ORG 0H
MOVLW 50H → w = 50H, low byte address
MOVWF TBLPTRL → look up table low-byte address
MOVLW 2H → w = 2, high byte address
MOVWF TBLPTRH → look up table high byte address
CLRF TRISB → PORTB, output
B7 TBLRD* → bring in next byte
MOVF TABLAT, W → copy to w (z=1, if null)
BZ EXIT → Is it null char.? exit if yes
MOVWF PORTB → send it to PORTB
INCF TBLPTRL, F → increment pointing to next
BRA B7 → continue
EXIT GOTO EXIT
ORG 0X250
MYDATA DB "USA", 0 → notice null
END
```

c) * Using Auto-Increment ⇒

```
ORG 0H
MOVLW 50H
MOVWF TBLPTRL
MOVLW 0X02
MOVWF TBLPTRH
CLRF TRISB
B6 TBLRD*+ → bring in next byte and inc. TBLPTR
MOVF TABLAT, W
BZ EXIT
MOVWF PORTB
BRA B6
EXIT GOTO EXIT
ORG 250H
MYDATA DB "USA", 0 → null
END
```

Lookup table and RETLW Instruction

- The lookup table is a widely used concept in MC programming. It allows access to elements of a frequently used table with minimum operations.
- As an example, assume that for a certain application we need x^2 values in the range of 0 to 9. We can use a lookup table instead of calculating the values, which takes some time.
- * In the PIC, to get the table element we first call the look-up table, then we add a fixed value to the PCL (low byte portion of the PC) to index into the look-up table.
- * Upon return from the table, The RETLW instruction will provide the desired look-up table element in the WREG register. → Return literal to W

Ex(14) Write a program to get the x value from PORTB and send x^2 to PORTC. Assume that RB0-RB3 has the x value of 0-9. Use a lookup table instead of a multiply instruction.

What's the value of PORTC if we have 9 at PORTB?

```
ORG 0
SETF TRISB → PORTB, input
CLRF TRISC → PORTC, output
(BI) MOVF PORTB, W → read x from PORTB into WREG
ANDLW 0FH → mask upper bits
CALL XSQR_TABLE → get  $x^2$  from the look up table
MOVWF PORTC → copy it to PORTC
BRA (BI) → continue
```

; lookup table for square of numbers 0-9 XSQR_TABLE

```
MULLW 0x2 → align it for even address
MOVFF PRODL, WREG → put it into WREG for indexing
ADDWF PCL → PCL = PCL + WREG
RETLW D'0' → square of 0
RETLW D'1' → s s 1
s D'4' → s s 2
s D'9' → s s 3
s D'16' → s s 4 (10 hex)
s D'25' → s s 5 (19 hex)
s D'36' → s s 6 (24 hex)
s D'49' → s s 7 (31 hex)
s D'64' → s s 8 (40 hex)
s D'81' → s s 9 (51 hex)
END
```

Accessing a look-up table in RAM

- * The lookup table elements can also be in RAM instead of ROM.
- * Sometimes we need to bring in the elements of the lookup table from RAM because the elements are dynamic and can change.
- * The PIC18 ~~allows~~ allows us to do that using the FSR as pointer.
- * For example, the instruction "MOVFF PLUSW2, PORTD" will bring elements of the lookup table pointed to by the address location formed by the addition of FSR2 + WREG.

In this case, WREG is used as an index into the lookup table.

Ex(15) Repeat ex(13) assuming that the lookup table elements are in data RAM locations starting at address 20H as shown below:-

20 = ('0')
 21 = ('1')
 22 = ('2')
 23 = ('3')
 24 = ('4')
 25 = ('5')
 26 = ('6')
 27 = ('7')

```

ORG 0H
SETF TRISC
CLRF TRISD
LFSR 2, 20H → FSR2 = 20H
MOVW PORTC, W → read x from PORTC
                    into WREG
BI ANDLW B'00000111'
MOVFF PLUSW2, PORTD
BRA BI → get data pointed to by
                    FSR2 + WREG
END
    
```

mask upper 5 bits ←

Ex(16) Write program to get the x value from PORTB and send $x^2 + 2x + 3$ to PORTC. Assume PBO-PB3 has the value x of 0-9. Use a lookup table instead of a multiply instruction.

```

ORG 0H
SETF TRISB
CLRF TRISC
BI MOVW PORTB, W → read x from PORTB into WREG
ANDLW 0FH → mask upper bits
CALL XSQR_TABLE → get  $x^2$  from the lookup table
MOVWF PORTC → copy it to PORTC
BRA BI
    
```

```

XSQR_TABLE
MULLW 2H → align it for even address
MOVFF PRODL, WREG → put it into WREG for indexing
ADDWF PCL → PCL = PCL + WREG
RETLW D'3' →  $(0)^2 + 2(0) + 3 = 3$ 
      D'6' →  $(1)^2 + 2(1) + 3 = 6$ 
      D'11' →  $(2)^2 + 2(2) + 3 = 11$ 
      i
    
```

6.4 Bit addressability of Data RAM

One of the most important features of the PIC is its ability to access the file register's RAM location in bits as well as bytes.

This means that all I/O ports, SFRs, and GPR-RAM areas for the PIC18 are bit addressable because they're part of the FileReg Data RAM.

WREG is also bit-addressable because it's part of the SFRs.


* Status register bit-addressability →

You can access any bit of the status reg. by their name.

ex :

BCF STATUS, C

BTFSS STATUS, Z



unused
[for future]

BCF → bit clear file
BTFSS → bit test file skip if set

6.5 Bank Switching in the PIC18 →

* PIC18 has max. of 4KB of RAM, that not all of them in use.

* every PIC18 has the access bank for the fileReg (the first 128B of RAM+SFR)

where the fileReg is divided into 16 banks of [256 byte] each.

* The minimum bank that every PIC18 has is called the access bank, which is made of 128 byte of lower addresses [000-07FH] for GPR
128 = higher = [F80-FFFH] dedicated to SFR

≠ In this section we show how to use bank switching to take advantage of the entire data RAM space of the PIC18

→ Most PIC18 that access the data space in RAM has the ability to access any bank through setting an optional operand, called A

[MOVWF myReg, A] → if A=0, the access bank is the default bank
→ if A=1, = instruc. will use (BSR) to select the bank instead of using the access bank.

* The BSR register and bank switching \Rightarrow

- With $A=1$, we use the BSR to choose the desired bank.
- It's an 8 bit register and is part of the SFRs.


the 4 LSB of it are in use in the PIC18, the upper 4 bit ^(set to zero) ignored by the PIC18

\downarrow
gives us 16 banks, each one has (256B)
so we cover the entire 4096 bytes of RAM fileReg using bank switching

- Bank 0 [00-FFH]
- Bank 1 [100-1FFH]
- Bank 2 [200-2FFH]
- ⋮
- Bank F [F00-FFFH] (includes SFR)

- Upon power-on reset, $BSR=0$ that indicates that only the lowest addresses of data RAM, from 000 to 0FFH, can be used for GPR
+
SFR's

- \rightarrow if we make $BSR=1$, then PIC18 selects bank 1 using [100-1FFH] addresses in addition to the SFRs, which use only the last half of bank 0 with addresses of [F80-FFFH]
- \rightarrow To select Bank 2, we load BSR with value (0010 binary), which allows access to the bank addresses [200-2FFH] in addition to the SFR addresses of [F80-FFFH].




We use only direct addressing mode in accessing the SFR registers.

* Bank Switching and "INCF F, D, A" instruction →

- To use banks other than the access bank, two things must be done so

① Load the BSR with the desired bank no.




② make A=1 in the instruction itself

- The following code, we first load the bank no. into the BSR using the MOVLB instruction, and then manipulate the contents of RAM location 0x240 (location 40 of bank 2)

```

MYREG EQU 0x40
MOVLB 0x2 ; load 2 into BSR (use Bank 2)
MOVLW 0 ; WREG = 0
MOVWF MYREG, 1 ; loc 0x240 = (0), W = 0, notice A = 1
INCF MYREG, F, 1 ; loc 0x240 = (1), W = 0, " =
INCF MYREG, F, 1 ; loc 0x240 = (2), W = 0, " =
INCF MYREG, F, 1 ; loc 0x240 = (3), W = 0
    
```



destination bit for operation

bank accessed for operation

D = F, destination is fileReg
D = W, " " " WREG

A = 0, use default access bank

= 1, = bank pointed to by BSR

$$0 \leq f \leq FF$$

Ex(25) Write a program to copy the value 55H into RAM memory locations

(340H to 345H) using :-

a) Direct addressing mode

```

MOVLB 3H → Bank 3
MOVLW 55H → W = 55H
MOVWF 40H, 1 → copy WREG contents to RAM loc 340H
MOVWF 41H, 1
MOVWF 42H, 1
MOVWF 43H, 1
MOVWF 44H, 1
MOVWF 45H, 1
    
```

- 340 = (55)
- 341 = (55)
- 342 = (55)
- 343 = (55)
- 344 = (55)

b) a loop

```

COUNT EQU 0x10 → location 10h
MOVLB 3H → Bank 3
MOVLW 5H → W = 5H
MOVWF COUNT → count = 5H
LFSR 0, 340H → load pointer, FSR0 = 40H
BI MOVWF INDF0, 0 → copy W to RAM loc. FSR0 points to
INCF FSR0L
DECF COUNT, F, 0
BNZ BI → decrement the counter
loop until counter = 0
    
```

increment pointer

6.6 Checksum and ASCII Subroutines →

In this section we look at some widely used subroutines such as the checksum byte, BCD, and ASCII conversion. We'll also examine the use of a stack in the PIC18.

Checksum byte in ROM

- * To ensure the integrity of ROM contents, every system must perform a checksum calculation, the checksum will detect any corruption of the contents of ROM (caused by current surge) either when the system is turned on, or during operation.
- * The checksum byte is an extra byte that is tagged to the end of a series of bytes of data. To calculate it go
 - ① Add the bytes together and drop the carries.
 - ② Take the 2's complement of the total sum. "it becomes the last byte of the series"
- * To perform a checksum operation, add all the bytes, including the checksum byte. the result must be 0, else error.

∴ Checksum program ⇒

The checksum program generation and testing is given in subroutine form. we have divided the following program into 3 subroutines (subprograms) that perform the following operations :-

- ① retrieve the data from code ROM
- ② calc. the checksum byte
- ③ Test the checksum byte for any data error

```
RAM_ADDR EQU 40H ; RAM space to place the bytes
COUNTREG = 0x20 ; FileReg loc. for counter
CNTVAL = 4 ; Counter value = 4 for adding 4 bytes
CNTVAL1 = 5 ; s s = 5 s s 5 =
; including checksum byte.
```

; ----- main program

```
ORG 0H
CALL COPY_DATA
CALL CAL-CHECKSUM
CALL TEST-CHECKSUM
BRA $
```

; ----- copying data from code ROM address 500H to data RAM loc.

COPY_DATA

```
MOVLW LOW(MYBYTE) → WREG = 0, low byte address
MOVWF TBLPTRL → ROM data s s s
MOVLW HIGH(MYBYTE) → WREG = 5, high s s
MOVWF TBLPTRH → ROM data s s s
MOVLW UPPER(MYBYTE) → -17- WREG = 0, upper byte address
```

```

MOVWF TBLPTRU → ROM data upper byte address
LFSR 0, RAM_ADDR → FSRO = RAM_ADDR, place to save
C1 TBLRD*+ → bring in next byte and inc TBLPTR
   MOVF TABLAT, W → copy to WREG (Z=1, if null)
   BZ EXIT → Is it null char.? exit if yes
   MOVWF POSTINCO → copy W to RAM and inc. pointer
   BRA C1
EXIT RETURN

```

;
----- calculating checksum byte

```

CAL_CHKSUM
MOVLW CNTVAL → WREG = 4
MOVWF COUNTREG → Count = 4
LFSR 0, RAM_ADDR → FSRO = 40H
CLRF WREG
C2 ADDWF POSTINCO, W → add RAM to WREG and inc. FSRO
   DECF COUNTREG, F → dec. counter
   BNZ C2 → loop until counter zero
   XORLW 0FFH → 1's comp.
   ADDLW 1 → 2's comp.
   MOVWF POSTINCO
RETURN

```

;
----- testing checksum byte

```

TEST_CHKSUM
MOVLW CNTVAL1 → WREG = 5
MOVWF COUNTREG → count = 5
CLRF TRISB → PORTB = output
LFSR 0, RAM_ADDR → FSRO = 40H
CLRF WREG
C3 ADDWF POSTINCO, W → add RAM and inc. FSRO
   DECF COUNTREG, F → dec. counter
   BNZ C3 → loop until counter = 0
   XORLW 0H → EX-OR to see if W = 0
   BZ G1 → is result zero? then go to G1 (good)
   MOVLW 'B'
   MOVWF PORTB → if not, data is bad
   RETURN
G1 MOVLW 'G'
   MOVWF PORTB → data isn't corrupted.
   RETURN

```

;
----- my data in program RAM

```

ORG 0x500
MYBYTE DB 0x25, 0x62, 0x3F, 0x52, 0x00
END

```

Ex(29) Assume that we have 4 bytes of hexadecimal data:
25H, 62H, 3FH, and 52H?

a) Find the checksum byte?

(جواب)

$$\begin{array}{r} 25H \\ + 62H \\ + 3FH \\ + 52H \\ \hline 118H \end{array}$$

(Drop the carry bit 1)
we have 18H
Its 2's comp. is E8H

∴ the checksum byte is E8H

b) perform the checksum operation to ensure data integrity?

$$\begin{array}{r} 25H \\ + 62H \\ + 3FH \\ + 52H \\ + E8H \\ \hline 200H \end{array}$$

(Dropping the carries, we see 00, so data isn't corrupted)

c) If the second byte, 62H, changed to 22H, show how the checksum method detects the error?

$$\begin{array}{r} + 25H \\ + 22H \\ + 3FH \\ + 52H \\ + E8H \\ \hline 1C0H \end{array}$$

(Dropping the carry, we got C0H, not 00, so the data is corrupted here)

6.7 Macros and models

* Macros allow the programmer to write the task (code to perform a specific job) once only, and to invoke it whenever it's needed.

to reduce → time
 → errors

* MACRO definition →

name
not be unique ←

```
MACRO dummy1, dummy2, ..., dummyN
[ ... ] the body of the MACRO
ENDM
```

names, registers, parameter that are mentioned in the body of the MACRO

dummy

```
MOVLF MACRO K, MYREG
MOVLW K
MOVWF MYREG
ENDM
```

Ex] Write a delay MACRO and a MOVLF macro?

```
DELAY_1 MACRO V1 ← time delay MACRO
```

دور، جابجاء
directive
(body) ال
MACRO ال
MACRO Directive
دور ال

```
TREG
LOCAL BACK → local directive ال  
MOVLW V1  
MOVWF TREG  
BACK NOP  
NOP  
NOP  
NOP
```

local directive ال
to allows the assembler to define the labels separately each time it encounters them.

```
DECF TREG, F  
BNZ BACK  
ENDM
```

```
MOVLF MACRO K, MYREG  
MOVLW K  
MOVWF MYREG  
ENDM
```

sending data to FileReg MACRO

```
ORG 0 ← program starts  
CLRF TRISB  
OVER MOVLF  
0x55, PORTB
```

```
DELAY_1 0x200, 0x10  
MOVLF 0xAA, PORTB → send value AAH to PORTB location  
DELAY_1 0x200, 0x10  
BRA OVER  
END
```

End of file
-20-

Ch.9 PIC18 timer programming in Assembly and C


- * PIC18 has 2-5 timers depending on the family number, referred to as timers 0, 1, 2, 3, and 4.
- * These timers can be used as
 - timers to generate a time delay
 - counters to count events happening outside the microcontroller.

9.1 Programming timers 0 and 1 →

- Every timer needs a clock pulse to tick.
- The clock source can be
 - internal [1/4th of the frequency of the crystal oscillator on the OSC1 and OSC2 pins ($F_{OSC}/4$) is fed into timer]
 - external [we feed pulses through one of the PIC18 pins that called a counter]
- Timers are 16 bit wide, can be accessed as two separate register of low byte (TMRxL) and high byte (TMRxH).
Each timer has timer control (TCON) register, for setting modes of operation

Timer0 registers and programming →


- * Timer0 can be used as an 8 bit or a 16 bit timer.
- * The 16 bit register of it is accessed as low byte and High byte as shown



- * It can be accessed like any other SFR, and read like any other registers.

Timer0 control register (TOCON), it's an 8 bit register used for control of timer0





TMROON D7 Timer0 ON and OFF control bit
 1 = Enable (start) Timer0
 0 = stop Timer0

TO8BIT D6 Timer0 8bit/16 bit selector bit
 8bit ← 1 = Timer0 configured as an 8 bit timer/counter
 16bit ← 0 = = = = 16 bit = =

TOCS D5 Timer0 clocksource select bit
 Counter ← 1 = external clock from RA4/T0CK1 pin
 timer ← 0 = internal = (FOSC/4 from XTAL OSC)

TOSE D4 Timer0 source edge select bit
 -ve edge ← 1 = Increment on H-to-L transition on T0CK1 pin
 +ve edge ← 0 = = = L-to-H = = T0CK1 =

PSA D3 Timer0 prescaler assignment bit
 1 = Timer0 clock input bypasses prescaler
 0 = Timer0 = = comes from prescaler output

TOPS2 : TOPS0 D2
 |
 D0
 Timer0 prescaler selector

2^n

000	= 1:2	→ prescale value (FOSC/4/2)
001	= 1:4	→ = = (FOSC/4/4)
010	= 1:8	→ = = (FOSC/4/8)
011	= 1:16	→ = = (FOSC/4/16)
100	= 1:32	→ = = (FOSC/4/32)
101	= 1:64	→ = = (FOSC/4/64)
110	= 1:128	→ = = (FOSC/4/128)
111	= 1:256	→ = = (FOSC/4/256)

Prescale value = $f_{osc} / 4 / \square$

$D_2/D_1/D_0$ سے 2^n کی قدر

Ex IP TOCON = 00001000

Timer0 is off

16 bit register


Fosc/4 clock source

no prescaler

Rising edge (L to H) transition — According to D14

TMROIF flag bit → [Timer0 interrupt flag]

It's part of the INTCON (interrupt control) register



D2 → TMROIF Timer0 interrupt overflow flag bit

0 = Timer0 didn't overflow

1 = Timer0 has overflowed (FFF to 0000, or FF to 00 in 8 bit mode)


• the importance of TMROIF →

In 16 bit mode, when [TMROH : TMROL] overflows from FFFF to 0000 this flag is raised.

In 8 bit, it's raised when the timer goes from FF to 00.

We monitor this flag bit before we reload the [TMROH : TMROL] registers.

• Timer0 Overflow Flag →



* 16 bit timer programming →

The following are the characteristics and operations of 16 bit mode:-


- 1) 16 bit timer, 0000 to FFFFH
- 2) After loading TMROL & TMROH, the timer must be started.
- 3) the timer starts to count up, till it reaches FFFFH. Then it rolls over to 0000 and activate TMROIF bit → sets to HIGH
- 4) To repeat the process, the registers TMROH and TMROL must be reloaded with the original value and deactivate (reset to 0) TMROIF bit.

* Steps to program Timer0 in 16 bit mode →

to generate a time delay using the timer0 mode 16 30

- 1) Load the value into the TOCON register, indicating which mode (8 or 16 bit) is to be used and the selected prescaler option.
- 2) Load register TMROH followed by reg. TMROL with initial count
- 3) Start the timer with instruction "BSF TOCON, TMROON"
- 4) Keep monitoring the timer flag (TMROIF) to see if it's raised. Get out of the loop when TMROIF becomes HIGH
- 5) Stop the timer with instruction "BCF ~~TOCON~~ TOCON, TMROON"
- 6) Clear the TMROIF flag 3 (for the next round)
- 7) Go back to step 2 to load TMROH & TMROL again.

Timer0 16-bit block diagram →



Ex(9-3) In the following program, we are creating a square wave of 50% duty cycle (with equal portions high and low) on the PORTB.5bit. Timer0 is used to generate the time delay?

دائمی تاخیر
call delay
تو پورٹ بی 5

```


BCF TRISB, 5 → PORTB, pin 5, output PB5
MOVLW 0x08 → Timer0, 16 bit, int CLK, no prescale
MOVWF TOCON → load TOCON reg.
HERE MOVLW 0FFH → TMROH = FFH, the high byte
MOVWF TMROH → load Timer0 high byte
MOVLW 0F2H → TMROL = F2H, the low byte
MOVWF TMROL → load Timer0 low byte
BCF INTCON, TMR0IF → clear timer interrupt flag bit
BTG PORTB, 5 → toggle PB5
BSF TOCON, TMR0ON → start Timer0
AGAIN BTFSS INTCON, TMR0IF → monitor Timer0 flag until
BRA AGAIN → it rolls over
BCF TOCON, TMR0ON → stop Timer0
BRA HERE → load TH, TL again
    
```

دائمی تاخیر
TMROIF = 1
دائمی تاخیر
FFFFH

stop timer → BCF
start timer → BSF

- TOCON is loaded
- FFF2H is loaded into TMROH-TMROL
- the timer0 interrupt flag is ~~clear~~ cleared by the "BCF INTCON, TMR0IF" instruction.
- PORTB.5 is toggled for the high and low portions of the pulse
- Timer0 is started by the "BSF TOCON, TMR0ON" instruction
- counts up with the passing of each clock, which is provided by the crystal oscillator. As the timer counts up, it goes through the states of FFF3, FFF4, FFF5, FFF6, FFF7, FFF8, FFF9, FFFA, and so on until it reaches FFFFH. One more clock rolls it to 0, raising the timer0 flag (TMR0IF = 1). At that point, the "BTFSS INTCON, TMR0IF" instruction bypasses the "BRA AGAIN" instruction.

Timer0 is stopped by "BCF TOCON, TMR0ON", and the process is repeated.



Ex(9.5) Calculate the frequency of the square wave generated on pin PORTB.5 ?

```
BCF TRISB,5
MOVLW 08H
MOVWF TOCON ] Load TOCON
MOVWF TOCON
BCF INTCON, TMR0IF → clear interrupt Flag bit
```

```
HERE MOVLW 0FFH
MOVWF TMR0H
MOVLW -D'48'
MOVWF TMR0L
CALL DELAY
BTG PORTB, 5
BRA HERE
```

```
DELAY BSF TOCON, TMR0ON → start Timer0
AGAIN BTFS INTCON, TMR0IF → monitoring TMR0IF
BRA AGAIN
BCF TOCON, TMR0ON → Stop Timer0
BCF INTCON, TMR0IF → clear reset TMR0IF
RETURN
```

delay using Timer0

$$T = 2 * (48 + 13) * 0.4 \mu s = 48.8 \mu s$$

$$F = 20.491 \text{ KHz}$$

We can develop a formula for delay calculations using 16 bit mode of the timer for a crystal frequency of $\text{XTAL} = 10 \text{ MHz}$

Fig. ⇒ Timer Delay Calculations for $\text{XTAL} = 10 \text{ MHz}$ with no prescaler so

$$T = 4 / 10 \text{ MHz} = 0.4 \mu \text{second}$$

a) In Hex $(\text{FFFF} - \text{YYXX}) * 0.4 \mu s$
 ↑ +1
 ↘ TMR0H (hex)
 TMR0L initial values

b) In decimal
 convert YYXX values of the TMR0H TMR0L register to decimal to get a NNNNN decimal no., then $(65536 - \text{NNNNN}) * 0.4 \mu s$

Finding values to be loaded into the timer →

- We use in the following example a crystal frequency of 10MHz for the PIC18 system 80

* Assuming XTAL = 10MHz and no prescaler, we use the following steps for finding the TMROH & TMROL register's value:-

- ① divide the desired time delay by 0.4 μs
- ② Perform $[65,536 - n]$, where n is the decimal value we got in step ①
- ③ Convert the result of step ② to hex, where yyxx is the initial hex value to be loaded into the timer's registers.
- ④ Set TMROL = xx and TMROH = yy

Ex(9.8) Assuming that XTAL = 10MHz, write a program to generate a square wave with a period of 10ms on pin PORTB,3 ?

→ For a square wave with T = 10ms, time delay = 5ms
 the counter counts up every 0.4 μs. So we need $5ms / 0.4μs = 12,500$ clocks
 $(65,536 - 12,500 = 53,036 = CF2CH)$, so we have TMROH = CFH
 TMROL = 2CH

BCF TRISB, 3 → PB3 as an output

MOVLW 08H → Timer0, 16 bit, int CLK, no prescale

MOVWF TOCON → Load TOCON reg.

HERE MOVLW 0CFH → TMROH = 0CFH, the high byte

MOVWF TMROH → Load Timer0 high byte

MOVLW 2CH → TMROL = 2CH, the low byte

MOVWF TMROL → Load Timer0 low byte

BCF INTCON, TMR0IF → Clear timer interrupt flag bit

CALL DELAY

BTG PORTB, 3 → toggle PB3

BRA HERE → Load TH, TL again

delay using Timer0

DELAY BSF TOCON, TMR0ON → start Timer0

AGAIN BTFSS INTCON, TMR0IF → monitor Timer0 flag until

BRA AGAIN → it rolls over

BCF TOCON, TMR0ON → Stop Timer0

RETURN → BCF INTCON, TMR0IF

END

BSF TOCON, TMR0ON ← فتنه

BCF TOCON, TMR0ON ← انا

← انا
~~BCF~~ TMR0IF ← انا


Prescaler and generating a large time delay →

* the size of the time delay depends on 2 factors → the crystal freq.
→ the timer's 16 bit register

* The largest timer happens when $\boxed{\text{TMROL} = \text{TMROH}} = 0$

→ We use the prescaler option in the TOCON register to increase the delay by reducing the period, it allows us to divide the instruction clock by a factor of 2^1 to 256 ← highest no. → lowest no.

If TOCON = 0000 0101, then $T = 4 * 64 / f$



Ex(9.13) Examine the following program and find the time delay in seconds.

Exclude the over-head due to the instructions in the loop. Assume XTAL = 10 MHz

```

BCF TRISB, 2 → PB2 as an output
MOVLW 05H → Timer0, 16 bit, int CLK, prescaler 64
MOVWF TOCON → load TOCON reg.
HERE MOVLW 01H → TMROH = 1H, the high byte
MOVWF TMROH → load TMRO high byte
MOVLW 08H → TMROL = 8H, the low byte
MOVWF TMROL → load Timer0 low byte
BCF INTCON, TMR0IF → clear timer interrupt flag bit
CALL DELAY
BTG PORTB, 2 → toggle PB2
BRA HERE → load TH, TL again
; ————— delay using timer0
DELAY BSF TOCON, TMR0ON → start timer0
AGAIN BTFS INTCON, TMR0IF → monitor Timer0 flag until
BRA AGAIN → it rolls over
BCF TOCON, TMR0ON → stop Timer0
RETURN
  
```

$\text{TMROH} : \text{TMROL} = 0108H = 264$ in decimal

and $65,536 - 264 = 65,272$

Now, $65,272 * 64 * 0.4 \mu s = 1.671$ seconds → desired time delay
 or $65,272 * 25.6 \mu s = 1.671$ seconds

* مثال 8 ← أعطانا الـ [desired time delay]

والـ [XTAL Frequency]

وطلبنا منا نسبة العبة التي يريدنا ندرها على الـ THROH ؟

$$65,536 - \frac{\text{desired time delay}}{\left(\frac{1}{f/4}\right)} = \boxed{}$$

محول له
hexadecimal

* مثال 13 ← أعطانا العبة المرادة للـ (THROH) وطلبنا (TMROL)

منا نسبة الـ time delay اذا عرفنا الـ XTAL freq ؟

والـ TOCON Value

العبة المرادة للـ TMROL بالـ (decimal)

~~time delay~~

$$65,536 - \boxed{1} = \boxed{2}$$

$$\text{time delay} = \boxed{2} * \frac{1}{f/4} * \text{prescaler}$$

صيغة الـ TOCON المراد

وانا ما كان صطينا العبة المرادة على الـ TMROL

يمكن نوجدها من ٥٥




كـ الـ TOCON Value الـ Timer0 Prescaler

8 bit mode programming of Timer0 →


توضيح
بالايات
تعداد قبة لقيم
الرمز

It allows only values of $[00 - FFH]$ to be loaded into the timer's register TMR0L. After the timer is started, it starts to count up by incrementing the TMR0L register. It counts up until it reaches its limit of FFH. When it rolls over from FFH to 00H, it sets HIGH the TMR0IF.




Timer1 programming →

- It's a 16 bit timer, split into two bytes → TMR1L (Timer1 low byte) and TMR1H (Timer1 high byte)




- It doesn't support 8 bit mode like timer0
- It has T1CON (Timer1 control) register in addition to the TMR1IF (Timer1 interrupt flag)
- The timer1 interrupt flag (TMR1IF) bit goes high when TMR1H:TMR1L overflows from FFFF to 0000
- It has the prescaler option, only supports factors of 1:1, 1:2, 1:4 and 1:8



Timer1 Block Diagram

* Timer1 control (T1CON) register →



RD16 → D₇ 16 bit read/write enable bit
 1 = Timer1 16 bit is accessible in one 16 bit operation
 0 = Timer1 16 bit is accessible in two 8 bit operations.
 D₆ not used

T1CKPS2:T1CKPS0 → D₅ D₄ Timer1 prescaler selector
 0 0 = 1:1 Prescale value
 0 1 = 1:2 = =
 1 0 = 1:4 = =
 1 1 = 1:8 = =


T1OSCEN → D₃, Timer1 Oscillator enable bit
 1 = Timer1 oscillator is enabled
 0 = Timer1 = = shutoff

T1SYNC → D₂, Timer1 synchronization (used only when TMR1CS=1 for counter mode to synchronize external clock input)
 IF TMR1CS=0, this bit isn't used.

TMR1CS → D₁, Timer1 clock source select bit
 1 = External clock from pin RCO/TICK1
 0 = Internal = (FOSC/4 from XTAL)

TMR1ON → D₀, Timer1 ON and OFF control bit
 1 = Enable (start) timer1
 0 = Stop Timer1

↳ T1CON Register (Timer1 control)



TMR1IF, D₁ timer1 interrupt overflow flag bit
 0 = Timer1 didn't overflow
 1 = = has overflowed (FFFF to 0000)

when TMR1H:TMR1L overflows from FFFF → 0000, this flag is raised.
 We monitor this flag bit before we read the TMR1H:TMR1L registers.

9.2) Counter Programming →

- Used to counts event outside the PIC
- When the timer is used as a counter, if $TOCS = 1$, it's a pulse outside the PIC18 that increments the TH, TL registers.

[TOCS bit in TOCON register] ~~D5=0~~ D5=1

TOCS in TOCON reg. determines the clock source

* If $TOCS = 0$, the timer gets pulses from the crystal oscillator connected to the OSC1 and OSC2 pins ($F_{OSC}/4$)

* If $TOCS = 1$, the timer is used as a counter and gets its pulses from outside the PIC18

So the counter counts up as pulses are fed from pin RA4 (PORTA.4) TOCK1

* If $TMR1CS = 1$, the timer1 counts up as clock pulses are fed into pin RC0 (PORTC.0)

Ex(9.22) Find the value for TOCON if we want to program Timer0 as an 8bit mode counter, no prescaler. Use an external clock for the clock source and increment on the +ve edge. → Low to high transition (+ve transition) / D4

TOCON = 0110 1000 8 bit, external clock source, no prescaler

Ex(9.23) Assuming that clock pulses are fed into pin TOCK1, write a program for counter0 in 8bit mode to count the pulses and display the state of the TMR0L count on PORTB?

BSF TRISA, RA4 → PORTA.4 as an input for clock

CLRF TRISB → PORTB as an output

MOVLW 68H → Timer0, 8bit, ext CLK, no prescale

MOVWF TOCON → Load TOCON reg.

HERE MOVLW 0H → TMR0L = 0

MOVWF TMR0L → Load Timer0

BCF INTCON, TMR0IF → clear timer interrupt flag bit

BSF TOCON, TMR0ON → start Timer0

AGAIN MOVWF TMR0L, PORTB → display the count on PORTB

BTFSS INTCON, TMR0IF → monitor Timer0 flag until


BRA AGAIN → it rolls over

BCF TOCON, TMR0ON → stop Timer0

GOTO HERE

ملاحظة:
Loading data
في الـ WLC
MOVWF TMR0L
PORTB

PORTB is connected to 8 LEDs and input TOCK1 to pulse.



Using external crystal for Timer1 clock →

* Timer1 comes with two options ∞

① it uses either the clock feed into the T1CK1 pin or the clock from a crystal connected to the T1OSI and T1OSO pins

→ T1OSCEM = 0
* T1OSCEM = 1

* 32 KHz crystal is connected

* Used for saving power during SLEEP mode → doesn't disable Timer1 while the main crystal is shut down.

Ex(9.24) Assume that a 1Hz frequency pulse is connected to input for Timer0 (pin T0CK1). Write a program to display counter0 on PORTB, PORTC, and PORTD in decimal. Set the initial value of TMR0L to -60 ?

→

NUME	EQU	0x00	→ RAM loc. for NUME
QU	EQU	0x20	→ " " " quotient
RMND-L	EQU	0x30	→ the LSD loc.
RMND-M	EQU	0x31	→ the middle significant digit loc.
RMND-H	EQU	0x32	→ the MSD loc.
MYDEN	EQU	D'10'	→ value for divide by 10

```
BSF TRISA, RA4 → RA4 as an input
MOVLW 68H → Timer0, 8bit, ext CLK, no prescale
MOVWF TOCON → load TOCON reg.
HERE MOVLW 0H → TMR0L = 0
MOVWF TMR0L → load timer0
BCF INTCON, TMR0IF → clear TMR0IF
BSF TOCON, TMR0ON → start timer0
AGAIN MOVF TMR0L, W → save the count in WREG
CALL BINLASC_CON
BTFS INTCON, TMR0IF → monitor timer0 flag until
BRA AGAIN → it rolls over
BCF TOCON, TMR0ON → stop timer0
GOTO HERE
```

_____ converting 8 bit binary to decimal


BINLASC_CON

```
MOVFF PORTB, W
MOVWF NUME → load numerator
MOVLW MYDEN → W = 10, the denominator
CLRF QU → clear quotient
D-1 INCF QU → inc. " " " for every subtract
SUBWF NUME → subtract WREG from NUME value
MOVWF QU
BC D-1 → if positive go back
ADDF NUME → once too many, first digit
DECF QU → " " " " " for quotient
MOVFF NUME, RMND-L → save the first digit
```

```

MOVWF QU, NUME → repeat the process one more time
CLRWF QU → clear quotient
D-2 INCF QU
SUBWF NUME → subtract w from NUME value
BC D2
ADDWF NUME → once too many
DECF QU
MOVWF NUME, RMND-L → 2nd digit
MOVWF QU, RMND-H → 3rd digit
RETURN

```




Ex (9.26) Assuming that clock pulses are fed into pin Tock1 and a buzzer is connected to pin PORTB.1, write a program for counter0 in 8bit mode to sound the Buzzer every 100 pulses? We set the initial counter value to -100 (9C in hex), then the counter counts up until it reaches FF. Upon overflow, we can count the buzzer by toggling PORTB.1 pin

```

BCF TRISB, 1 → RB1 as an output
BSF TRISA, 4 → RA4 input for clock-in
MOVLW 68H → Timer0, 8bit, ext clk, no prescale
MOVWF TOCON → load TOCON reg.
MOVLW -D'100' → TMR0L = 0
MOVWF TMR0L → load Timer0
BCF INTCON, TMR0IF → clear timer interrupt flag bit
BSF TOCON, TMR0ON → start Timer0
AGAIN BTFS INTCON, TMR0IF → monitor timer0 flag until
BRA AGAIN → it rolls over
BCF TOCON, TMR0ON → stop Timer0
BTFS
OVER BTG PORTB, 1 → sound the buzzer
CALL DELAY → quarter second delay
GOTO OVER → forever

```

Bit 1 of PORTB is connected to a buzzer and input Tock1 to a pulse.



Ex (9.27) Assume that a 1Hz freq pulse is connected to input for Timer1 (pin PORTC.0). Write a program to display the counter values of TMR1H and TMR1L on ports B and D. Set the initial values to 0. Use Timer1, 16 bit mode, no prescaler, and +ve edge clock?

```

BSF   TRISC, RCO    → PC0 as an input
CLRF  TRISB        → PORTB, output
CLRF  TRISD        → PORTD, "
MOVLW 02H         → Timer1, 16 bit, ext CLK, no prescaler
MOVWF T1CON       → load T1CON reg.
HERE  MOVLW 0H     → TMR1H = 0, the low byte → high
      MOVWF TMR1H  → load Timer1 high byte
      MOVLW 0H     → Timer1 L = 0, the low byte
      MOVWF TMR1L  → load timer1 low byte
      BCF  PIR1, TMR1IF → clear timer interrupt flag bit
      BSF  T1CON, TMR1ON → start timer1
AGAIN MOVFF TMR1H, PORTD → display high byte count
      MOVFF TMR1L, PORTB → " low " " "
      BTFSS PIR1, TMR1IF → monitor Timer1 flag until
      BRA  AGAIN    → it rolls over
      BCF  PIR1, TMR1ON → stop timer1
      GOTO HERE

```

