

PIC Microcontroller and Embedded Systems Muhammad Ali Mazidi, Rolin McKinlay and Danny Causey

Eng. Husam Alzaq The Islamic Uni. Of Gaza



Chapter 1: The PIC Microcontrollers: History and Features

- Microcontroller and Embedded Processors
- Overview of the PIC18 Family



PIC Microcontroller and Embedded Systems Muhammad Ali Mazidi, Rolin McKinlay and Danny Causey, February 2007.

<u>Objective</u>

- \square Compare and contrast uP and uC
- Describe the advantages of uC
- Explain the concept of ES
- Describe criteria for considering a uC
- Compare and contrast the various of the PIC Family
- Compare the PIC with uC offered by others

<u>Microcontroller and Embedded</u> <u>Processors</u>

Microcontroller VS General purpose uP
 uC for embedded systems
 X86 PC Embedded Application

Figure 1-1. Microprocessor System Contrasted With Microcontroller System



<u>Choosing a uController</u>

□ The major 8-bit

- Freescale Semiconductor's (formerly Motorola) 68HC08/68HC11
- Intel's 8051
- Atmel's AVR
- Zilog's Z8
- PIC from Microchip Technology

<u>Criteria for Choosing</u> <u>uController</u>

- 1. Meeting the computing needs of the task at hand efficiency and cost effectively
- 2. Availability of SW and HW development tools
 - Compilers
 - Assemblers
 - Debuggers
 - Emulators
- 3. Wide availability and reliable source

<u>Criteria for Choosing</u> <u>uController</u>

Meeting the computing needs of the task at hand efficiency and cost effectively

- Determine its type, 8-bit,16-bit or 32-bit
- Speed
- Packaging (40-Pin or QFP)
- Power consumption
- The amount of RAM and ROM
- The number of I/O pins and the timer
- Cost per unit
- Ease of upgrade.



The PICThesPIC uCs

<u>uC Data width</u>

■ 8-bit Microcontrollers ○ PIC10, PIC12, PIC14 ○ PIC16, PIC17, PIC18 □ 16-bit Microcontrollers ○ PIC24F, PIC24H □ 32-bit Microcontrollers \bigcirc PIC32 16-bit Digital Signal Controllers odsPIC30, dsPIC33F

Overview of the PIC18 Family

An 8-bit uController called PIC is introduces in 1989 by Microchip Technology Corporation

It includes

Small Data Ram

- Few bytes of Rom
- One timer
- I/O ports

PIC 18 Feathers

RISC Architecture
On-chip program, Code, ROM
Data EEPROM
Timers
ADC
USART
I/O Ports

<u>Figure 1-2. Simplified View of a PIC</u> <u>Microcontroller</u>



PIC18 Features

- RISC Architecture
- On chip Code ROM and Data RAM, Data EEPROM
- **Timers**
- **USART**
- □ I/O ports

Figure 1-3. PIC18 Block Diagram



The PIC uCs

Figure 1-3. PIC18 Block Diagram (continued)



Figure 1-4. PIC16 Block Diagram



Figure 1-4. PIC16 Block Diagram (continued)







PIC uC program ROM

- PIC exists in terms of different speed and the amount of on-chip RAM/ROM
- Compatibility is restricted as far as the instructions are concerns.

PIC uC Program ROM

PIC 18 can support up to 2MB
Generally, they come with 4KB - 128KB
Available in flash, OTP, UV-EPROM, and masked.





PIC18Fxxxx with flash

Used for product development

PIC18Cxxxx and Masked PIC

- One time programmable
- C indicates the OTP RPM
- Used for mass production
- Cheaper
- Masked
 - program will be burned into the PIC chip during the fabrication process

PIC uC data RAM and EEPROM

- Max. 4096 Bytes (4 kB) of data RAM space.
- Data RAM space has two components
 - Varied GPR, General Purpose RAM
 - For read/write and data manipulation
 - Divided into banks of 256 B
 - Fixed SFR, Special Function Registers
- Some of PICs have a small amount of EEPROM
 - Used for critical data storing

PIC18 Microcontroller Family													
	l			Memory									
	Program Memory		RAM	EEPROM	I/0	ADC				CCP/	Timers		
Product	Туре	Bytes	Bytes	Bytes	Ports	10-bit	MSSP	USART	Other	PWM	8/16-bit	Packages	Pins
PIC18F1220	FLASH	4K	256	256	16	7	_	1	6x PMM	1	1/3	DIP, SOIC, SSOP, QFN	18
PIC18F1320	FLASH	8K	256	256	16	7	_	1	6x PMM	1	1/3	DIP, SOIC, SSOP, QFN	18
PIC18F2220	FLASH	4K	512	256	23	10	I ² C/SPI	1	6x PMM	2	1/3	DIP, SOIC	28
PIC18F2320	FLASH	8K	512	256	23	10	I ² C/SPI	1	6x PMM	2	1/3	DIP, SOIC	28
PIC18C242	OTP	16K	512	_	23	5	I ² C/SPI	1	_	2	1/3	DIP, SOIC	28
PIC18C252	OTP	32K	1536	_	23	5	I ² C/SPI	1	_	2	1/3	DIP, SOIC	28
PIC18F242	FLASH	16K	512	256	23	5	I ² C/SPI	1	_	2	1/3	DIP, SOIC, SSOP	28
PIC18F252	FLASH	32K	1536	256	23	5	I ² C/SPI	1	_	2	1/3	DIP, SOIC, SSOP	28
PIC18F258	FLASH	32K	1536	256	22	5	I ² C/SPI	1	CAN 2.0B	1	1/3	DIP, SOIC	28
PIC18F4220	FLASH	4K	512	256	34	13	I ² C/SPI	1	6x PMM	2	1/3	DIP, TQFP, QFN	40/44
PIC18F4320	FLASH	8K	512	256	34	13	I ² C/SPI	1	6x PMM	2	1/3	DIP, TQFP, QFN	40/44
PIC18C442	OTP	16K	512	_	34	8	I ² C/SPI	1	_	2	1/3	DIP, PLCC, TQFP	40/44
PIC18C452	OTP	32K	1536	—	34	8	I ² C/SPI	1	—	2	1/3	DIP, PLCC, TQFP	40/44
PIC18F442	FLASH	16K	512	256	34	8	I ² C/SPI	1	—	2	1/3	DIP, PLCC, TQFP	40/44
PIC18F452	FLASH	32K	1536	256	34	8	I ² C/SPI	1	—	2	1/3	DIP, PLCC, TQFP	40/44
PIC18F458	FLASH	32K	1536	256	33	5	I ² C/SPI	1	CAN 2.0B	1	1/3	DIP, PLCC, TQFP	40/44
PIC18C601	_	ROMless	1536	_	31	8	I ² C/SPI	1	—	2	1/3	PLCC, TQFP	64/68
PIC18C658	OTP	32K	1536	—	52	12	I ² C/SPI	1	CAN 2.0B	2	1/3	PLCC, TQFP	64/68
PIC18F6520	FLASH	32K	2048	1024	52	12	I ² C/SPI	2	—	5	2/3	TQFP	64
PIC18F6620	FLASH	64K	3840	1024	52	12	I ² C/SPI	2	—	5	2/3	TQFP	64
PIC18F6720	FLASH	128K	3840	1024	52	12	I ² C/SPI	2	—	5	2/3	TQFP	64
PIC18C801	—	ROMless	1536	—	42	12	I ² C/SPI	1	—	2	1/3	PLCC, TQFP	80/84
PIC18C858	OTP	32K	1536	_	68	16	I ² C/SPI	1	CAN 2.0B	2	1/3	PLCC, TQFP	80/84
PIC18F8520	FLASH	32K	2048	1024	68	16	I ² C/SPI	2	EMA	5	2/3	TQFP	80
PIC18F8620	FLASH	64K	3840	1024	68	16	I ² C/SPI	2	EMA	5	2/3	TQFP	80
PIC18F8720	FLASH	128K	3840	1024	68	16	I2C/SPI	2	EMA	5	2/3	TQFP	80

Abbreviation: ADC = Analog-to-Digital Converter PWM = Pulse Width Modulation

CCP = Capture/Compare/PWM SPI = Serial Peripheral Interface I²C = Inter-Integrated Circuit Bus USART = Universal Synchronous/Asynchronous Receiver/Transmitter

PMM = Power Managed Mode

7.110 1 200000001 1 00701

PIC uC peripherals

- CAN- (Controller Area Network),
- LIN- (Local Interconnect Network),
- □ USB- (Universal Serial Bus),
- □ I²C- (Inter-Integrated Circuit),
- SPI- (Serial Peripheral Interface),
- Seriel or Ethernet Interface
- ADC Analog Digital Converter
- USART- Universal Synchronous Asynchronous Receiver Transmitter

Chapter 1: Summary

- We have Compared between uP and uC
- We have described the advantages of uC
- We have given a simple introduction for PIC18

Next:

<u>PIC Architecture and</u> <u>assembly language</u> <u>programming.</u>



PIC Microcontroller and Embedded Systems Muhammad Ali Mazidi, Rolin McKinlay and Danny Causey

Eng. Husam Alzaq The Islamic Uni. Of Gaza



Chapter 2: PIC Architecture And Assembly Language Programming.

- □ The WREG Register
- □ The PIC File Register
- Using instruction with the default access bank

PIC MICROCONTROLLER and Embedded Systems

USING ASSEMBLY AND C FOR PIC18



MUHAMMAD ALI MAZIDI ROLIN D. MCKINLAY DANNY CAUSEY

PIC Microcontroller and Embedded Systems Muhammad Ali Mazidi, Rolin McKinlay and Danny Causey, February 2007.

<u>Outline</u>

- PIC Status Register
- PIC data format and directive
- Intro. To PIC assembly language
- Assembling and linking a PIC program
- The Program Counter and program ROM space in the PIC
- **RISC** Architecture in the PIC
- Viewing Register and memory with MPLAB simulator

<u>Objective</u>

- □ Examine the data RAM fileReg of the PIC uC
- □ Manipulate data using the WREG & MOVE
- Perform simple operations such ADD and fileReg using and access bank in the PIC uC
- Explain the purpose of the status reg
- Discuss data RAM memory space allocation in the PIC uC
- □ List SFRs of the PIC uC
- Describe PIC data types and directives

The WREG Register

- Many registers for arithmetic and logic operation.
- The WREG (WORking Register) Register is one of the most widely used registers of the PIC
 - S-bit register → any data larger than 8 bits must be broken into 8-bits chunks before it is processed.

<u>• There is only one .</u>





Moves 8-bit data into WREG
 MOVLW k; move literal value k into WREG
 Example
 MOVLW 25H
 MOVLW A5H

Is the following code correct?
 MOVLW 9H
 MOVLW A23H

<u>ADDLW</u>

ADDLW k; Add literal value k to WREG (k +WREG)

Example:
MOVLW 12H
ADDLW 16H
ADDKW 11H
ADDLW 43H



Figure 2-1. PIC WREG and ALU Using Literal Value



1-8

The PIC File Register

□ It is the data memory.

- \bigcirc Read/Write \rightarrow Static RAM
- Used for data storage, scratch pad and registers for internal use and function
- 8-bit width




- <u>Register File</u> <u>Concept</u>: All of data memory is part of the register file, so any location in data memory may be operated on <u>directly</u>
- All peripherals are mapped into data memory as a series of registers
- <u>Orthogonal</u> <u>Instruction Set</u>: ALL instructions can operate on ANY data memory location 1-10

PIC18F Programming Model



Special Function Registers

- dedicated to specific functions such as ALU status, timers, serial communication, I/O ports, ADC,...
- The function of each SFR is fixed by the CPU designer at the time of design
 - it is used for control of the microcontroller or peripheral
- **8**-bit registers
- Their numbers varies from one chip to another.

General Purpose RAM

- Group of RAM locations
- □ 8-bit registers
- Larger than SFR
 - Difficult to manage them by using Assembly language
 - Easier to handle them by C Compiler.

The microchip website provides the data RAM size, which is the same as GPR size.

File Register Size

	File Register	=	SFR	+	GPR
	(Bytes)		(Bytes)		(Bytes)
PIC12F508	32		7		25
PIC16F84	80		12		68
PIC18F1220	512		256		256
PIC18F452	1792		256		1536
PIC18F2220	768		256		512
PIC18F458	1792		256		1536
PIC18F8722	4096		158		3938
PIC18F4550	2048		160		1888

Figure 2-2. File Registers of PIC12, PIC16, and PIC18



FIGURE 5-5: DATA MEMORY MAP FOR PIC18F2455/2550/4455/4550 DEVICES



The PIC



An add-on memory
Can be zero size

File Register and access bank in the PIC18

- The PIC18 Family can have a max. of 4096 Bytes.
- □ The File Register
 - o has addresses of 000- FFFH
 - divided into 256-byte banks
 - Max. 16 banks (How?)
- At least there is one bank
 - Known as default access bank.
- Bank switching is a method used to access all the banks

Figure 2-3. File Register for PIC18



Access bank in the PIC18

□ It is 256-Byte bank.

Divided into equal two discontinuous sections (each 128 B).

○ GP RAM, from 0 to 7FH

○ SFR, from F80H to FFFH

Figure 2-4. SFRs of the PIC18 Family.

FRON	PORTA
F81b	PORTR
F82b	PORTC
F83b	PORTD
F845	PORTE
F855	
FS6h	
FOR	
FSSh	
FROM	
FSAN	
FOR	
FODI	
FOUL	
FOEL	DATE
FOEL	
rorii	
FOOL	
F90h	
F90h F91h	
F90h F91h F92h	TRISA
F90h F91h F92h F93h	TRISA
F90h F91h F92h F93h F94h	TRISA TRISA TRISB TRISC
F90h F91h F92h F93h F94h F95h	TRISA TRISA TRISB TRISC TRISD
F90h F91h F92h F93h F94h F95h F96h	TRISA TRISB TRISC TRISC TRISD TRISE
F90h F91h F92h F93h F94h F95h F96h F96h	TRISA TRISB TRISC TRISC TRISD TRISE
F90h F91h F92h F93h F94h F95h F95h F97h F98h	TRISA TRISB TRISB TRISC TRISD TRISE
F90h F91h F92h F93h F94h F95h F96h F97h F98h	TRISA TRISB TRISC TRISD TRISE TRISE
F90h F91h F92h F93h F94h F96h F96h F98h F99h F99h	TRISA TRISB TRISC TRISC TRISD TRISE
F90h F91h F92h F93h F95h F95h F95h F98h F98h F98h	TRISA TRISB TRISD TRISD TRISD TRISE
F90h F91h F92h F93h F95h F95h F96h F98h F98h F98h F98h	TRISA TRISB TRISC TRISD TRISE TRISE
F90h F91h F92h F93h F96h F96h F96h F99h F99h F98h F90h	TRISA TRISB TRISC TRISC TRISD TRISE TRISE
F90h F91h F92h F93h F94h F96h F96h F98h F99h F99h F90h F90h F90h	TRISA TRISB TRISC TRISC TRISC TRISE TRISE TRISE

FAOh	PIE2
FA1h	PIR2
F A2h	IPR2
FA3h	
F A4h	
FAGh	
FAGh	
F A7 h	
F A8h	
FA9h	
FAAh	
FABh	RCSTA
FACh	TXSTA
FADh	TXREG
FAEh	RCREG
FAFh	SPBRG
FBOh	
FB1h	T3C ON
FB2h	TMR3L
FBGh	TMR3H
F B4h	
FB5h	
FB6h	
F 87 h	
FBSh	
FB8h FB9h	
FBSh FB9h FBAh	 CCP2CON
FB8h FB9h FBAh FB8h	 CCP2CON CCPR2L
FB8h FB9h FBAh FBBh FBCh	 CCP2CON CCPR2L CCPR2H
FB8h FB9h FBAh FBBh FBCh FBDh	 CCP2CON CCPR2L CCPR2H CCP1CON
FB8h FB9h FBAh FB8h FBCh FBCh FB2h	 CCP2CON CCPR2L CCPR2H CCP1CON CCPR1L

FCOh		
FC1h	ADC ON1	
FC2h	ADCONO	
FСЗһ	ADRESL	
FC4h	ADRESH	
FC5h	SSPCON2	
FC6h	SSPCON1	
FC7h	SSPSTAT	
F C8h	SSPADD	
FC9h	SSPBUF	
CAh	T2CON	
CBh	PR2	
CCh	TMR2	
CDh	T1CON	
CEh	TMR 1L	
FCFh	TMR1H	
FDOh	RCON	
FD1h	WDTCON	
F D2h	LVDCON	
FDЗh	OSCCON	
F D4h		
F D5h	TOCON	
FD6h	TMROL	
FD7h	TMROH	
F D8h	STATUS	
F D9h	FSR2L	
DAh	FSR2H	
DBh	PLUSW2	*
DCh	PREINC2	*
DDh	POSTDEC2	*
DEh	POSTINC2	*
FDFh	IN DF2	*

FEOh	BSR	
FE1h	FSR1L	
FE2h	F SR 1H	
FE3h	PLUSW1	*
FE4h	PREINC1	*
FE5h	POSTDEC1	*
FE6h	POSTINC1	*
FE7h	IND F1	*
FE8h	WREG	
FE9h	FSROL	
FEAh	FSROH	
FEBh	PLUSWO	*
FECh	PREINCO	*
FEDh	POSTDECO	*
FEEh	POSTINCO	*
FEFh	IND FO	*
F FOh	INTCONS	
FF1h	IN TCON2	
F F2h	INTCON	
FFЗh	PRODL	
FF4h	PRODH	
F F5h	TABLAT	
F F6h	TBLPTRL	
FF7h	TBLPTRH	
F F8h	TBLPTRU	
F F9h	PCL	
FF Ah	PCLATH	
FFBh	PCLATU	
FFCh	STKPTR	
FFDh	TOSL	
FFEh	TOSH	
FFFh	TOSU	21
	I	-21

The PIC

* - These are not physical registers.

<u>Using instruction with the</u> <u>default access bank</u>

We need instruction to access other locations in the file register for ALU and other operations.

- MOVWF
- COMF
- DECF
- MOVF
- MOVFF

MOVWF instruction

F indicates for a file register MOVWF Address

It tells the CPU to copy the source register, WREG, to a destination in the file register.



1-23

- MOVLW 99H
- MOVWF 12H
- MOVLW 85H
- MOVWF 13H
- MOVLW 3FH
- MOVWF 14H
- MOVLW 63H
- □ MOVWF 15H
- MOVLW 12H
- MOVWF 16H



Address	Data
012H	
013H	
014H	
015H	
016H	
Address	Data
012H	99
013H	85
014H	3F
015H	63

12

016H

Note

We cannot move literal values directly into the general purpose RAM location in the PIC18. They must be moved there via WREG.

<u>ADDWF</u>

Adds together the content of WREG and a file register location ADDWF File Reg. Address, D The result will be placed in either the WREG or in the file register location O D indicates the destination bit \Box If D=0 or (D=w) • The result will be placed in the WREG \Box If D=1 or (D=f) • The result will be placed in the file register

State the content of file register location and WREG after the following program

- MOVLW 0
- MOVWF 12H
- MOVLW 22H
- ADDWF 12H, F
- ADDWF 12H, F
- ADDWF 12H, F
- ADDWF 12H, F



2676

State the content of file register location and WREG after the following program

- MOVLW 0
- MOVWF 12H
- MOVLW 22H
- ADDWF 12H, F
- ADDWF 12H, W
- ADDWF 12H, W
- □ ADDWF 12H, W





		_
<u>Address</u>	Data	
012H	2 2	
013H		
014H		
015H		
016H		
A TALL		

Figure 2-5. WREG, fileReg, and ALU in PIC18



COMF instruction

COMF File Reg. Address, D

It tells the CPU to complement the content of fileReg and places the results in WREG or in fileReg.

Write a simple program to toggle the SFR of Port B continuously forever.

55

<u>Solution</u>

- MOVLW 55H
 MOVWF PORTB
 B1 COMF PORTB, F
- GOTO B1

Address Data Address Data
F81H 55H F81H AAH
F82H
F83H

DECF instruction

DECF File Reg. Address, D

- It tells the CPU to decrement the content of fileReg and places the results in WREG or in fileReg.
- **Example:**
 - O MOVLW 3
 - MOVWF 20H
 - O DECF 20H, F
 - O DECF 20H, F
 - O DECF 20H, F



Address	Data
012H	2
013H	
014H	
015H	
016H	

DECF instruction

DECF File Reg. Address, D

- It tells the CPU to decrement the content of fileReg and places the results in WREG or in fileReg.
- **Example:**
 - O MOVLW 3
 - OMOVWF 20H
 - DECF 20H, w
 - DECF 20H, w
 - DECF 20H, w



Address	Data	
012H	3	
013H		
014H		
015H		
016H		

MOVF instruction

MOVF File Reg. Address, D It is intended to perform MOVFW MOVFW isn't existed If D=0 Copies the content of fileReg (from I/O pin) to WREG If D=1 The content of the fileReg is copied to itself.

(why?)

MOVF instruction

□ MOVF File Reg. Address, 0



Write a simple program to get data from the SFRs of Port B and send it the SFRs of PORT C continuously.

Solution

XX

- □ AGAIN MOVF PORTB, W
- MOVWF PORTC
- GOTO AGAIN

Address	Data
F81H	ЖЖ
F82H	XX
F83H	

Write a simple program to get data from the SFRs of Port B Add the value 5 to it and send it the SFRs of PORT C

□ <u>Solution</u>



- MOVF PORTB,W
- □ ADDLW 05H
- □ MOVWF PORTC

Address	Data
F81H	55H
F82H	5AH
F83H	

MOVFF instruction

It copies data from one location in FileReg to another location in FileReg.

MOVFF Source FileReg, destination FileReg





1-38

Write a simple program to get data from the SFRs of Port B and send it the SFRs of PORT C continuously.

Solution

XX

Address	Data
F81H	XXXX
F82H	XX
F83H	

AGAIN MOVFF PORTB, PORTC
 GOTO AGAIN

PIC Status Register

- To indicate arithmetic conditions
- It is a 8-bit register

• Five bits are used

- DO: C Carry Flag
- D1: DC Digital Carry Flag
- D2: Z Zero Flag
- D3: OV Overflow Flag
- D4: N Negative Flag

Figure 2-7. Bits of Status Register





Show the status of the C, DC, Z flags after the following addition instruction

- MOVLW 38H
- ADDLW 2FH
- Solution
- $\Box 38H + 2FH = 67H \rightarrow WREG = 67H$
 - C=0 DC=1 Z=0

Example 2-9

- Show the status of the C, DC, Z flags after the following addition instruction
- MOVLW 9CH
- ADDLW 64H
- Solution
- $\Box 9CH + 64H = 100H \rightarrow WREG = 00H$
 - C=1 DC=1
 - Z=1

<u>Instruction That Affect Flag</u> <u>Bits</u>

Mnemonic	;	Beschreibung	Status	
Transferoperationen				
MOVF	f, d, a	Move f (d=0: $f \Rightarrow W$; d=1: $f \Rightarrow f$)	Z, N	
MOVFF	$\mathbf{f}_{s}, \mathbf{f}_{D}$	Move f _s to f _D		
MOVWF	f, a	Move W to f (W \Rightarrow f)		
MOVLW	k	Move literal to W (k \Rightarrow W)		
MOVLB	k	Move literal to BSR<3:0>		
LFSR	n, k	Move literal to FSRn		
SWAPF	f, d, a	Swap nibbles in f		
PUSH		Increment STKPTR<4:0>, TOS = PC+2		
POP		Decrement STKPTR<4:0>		

<u>Instruction That Affect Flag</u> <u>Bits</u>

Logische Operationen				
ANDWF	f, d, a	AND W with f	Z, N	
ANDLW	k	AND literal with W	Z, N	
IORWF	f, d, a	Incl. OR W with f	Z, N	
IORLW	k	Incl. OR literal with W	Z, N	
XORWF	f, d, a	Excl. OR W with f	Z, N	
XORLW	k	Excl. OR literal with W	Z, N	
CLRF	f, a	Clear f	Z	
SETF	f, a	Set f (f = FFH)		
COMF	f, d, a	Compement f	Z, N	
<u>Instruction That Affect Flag</u> Bits

Arithmetische Operationen

7 4 14 11 10 4			
ADDWF	f, d, a	Add W and f	alle
ADDWFC	f, d, a	Add W, f and C	alle
ADDLW	k	Add literal and W	alle
SUBFWB	f, d, a	Subtract f from W (W - f) with Burrow	alle
SUBWF	f, d, a	Subtract W from f (f – W)	alle
SUBWFB	f, d, a	Subtract W from f (f – W) with Burrow	alle
SUBLW	k	Subtract W from literal (k – W)	alle
DECF	f, d, a	Decrement f (f – 1)	alle
INCF	f, d, a	Increment f (f + 1)	alle
MULWF	f, a	Multiply WREG with f	
MULLW	f, a	Multiply literal with WREG	
DAW		Decimal Adjust W (BCD-Operation)	С
Schiebeo	peratior	nen	
RLCF	f, d, a	Rotate Left f through Carry	C, Z, N
RLNCF	f, d, a	Rotate Left f without Carry	Z, N
RRCF	f, d, a	Rotate Right f through Carry	C, Z, N
RRNCF	f, d, a	Rotate Right f without Carry	Z, N

Flag Bits and Decision Making

1			
	BC	k	Branch relative if Carry
	BNC	k	Branch relative if Not Carry
	BN	k	Branch relative if Negative
\langle	BNN	k	Branch relative if Not Negative
	BOV	k	Branch relative if Overflow
	BNOV	k	Branch relative if Not Overflow
	ΒZ	k	Branch relative if Zero
	BNZ	k	Branch relative if Not Zero

PIC Data Format and Directives

□ There is one data type

• 8 bits

 It is the job of the programmer to break down data larger 8 bits

Data type can be positive or negative

- Data format are
 - Hex (default in PIC) 12 or 0x12 or H'12' or 12H
 - Binary B'00010010'
 - O Decimal .12 or D'12'
 - ASCII A'c' or a'c'

Assembler Directives

What is the difference between Instruction and Directives?

EQU

Defines a constant or fixed address

SET

Defines a constant or fixed address

• Maybe reassigned later

- ORG (Origin)
- END

LIST

Rules for labels in A.L.

Introduction to PIC Assembly Language

- Difficult for us to deal with the machine code (Os and 1s)
- Assembly Language provide
 - Mnemonic: codes and abbreviations that are easy to remember
 - Faster programming and less prone error
 - LLL (why?)
 - Programmer must know all Reg. ...etc.
- Assembler is used to translate the assembly code into machine code (object code)
 The PIC UCS

Structure of Assembly

<u>Language</u>

- Series of lines
 - Instruction
 - Directives
- Consists of four field
- [label] mnemonic [operands] [;commands]
- Label: refer to line by code (certain length)
- Mnemonic and operands are task that should be executed.
 - Directive don't generate any machine code and used by assembler

<u>Sample of Assembly Language</u> <u>Program</u>

SUM EQU 10H ; RAM loc 10H fro SUM ORG OH: start at address O MOVLW 25H ; WREG = 25ADDLW 0x34 :add 34H to WREG=59H ADDLW 11H ;add 11H to WREG=6AH ADDLW D'18' ; W = W+12H=7CHADDLW 1CH : W = W+1CH=98HADDLW b'00000110' ; W = W+6H=9EH MOVWF SUM ; save the result in SUM location HERE GOTO HERE ; stay here forever : end of asm source file END The PIC uCs 1-53



List File

MPASM 5.30.01

S.ASM 4-17-2009 23:53:01 PAGE 1

LOC OBJECT CODE LINE SOURCE TEXT VALUE

0000010	00001 SUM EQU 101	H ;RAM loc 10H fro SUM
000000	00002	ORG OH; start at address O
000000 OE25	00003	MOVLW 25H ; WREG = 25
000002 OF34	00004	ADDLW Ox34 ;add 34H to WREG=59H
000004 OF11	00005	ADDLW 11H ;add 11H to WREG=6AH
000006 OF12	00006	ADDLW D'18' ; W = W+12H=7CH
000008 OF1C	00007	ADDLW 1CH ; $W = W+1CH=98H$
00000A OF06	00008	ADDLW b'00000110' ; W = W+6H=9EH
00000C 6E10	00009	MOVWF SUM ;save the result in SUM location
00000E EF07 F000	00010 HERE GOTO HERE	;stay here forever
	00011	END ; end of asm source file
MPASM 5.30.01		S.ASM 4-17-2009 23:53:01 PAGE 2
SYMBOL TABLE		
LABEL	VALUE	
HERE	0000000E	
SUM	00000010	
18F4550	0000001	
DEBUG	1	

<u>The Program Counter and</u> <u>Program ROM Space in the PIC</u>

- Program Counter (PC) is used by the CPU to point to the address of the next instruction to be executed
- The wider the program counter, more the memory locations can be accessed
 DTC1(boold hits (0))
 - PIC16 has 14 bits (8K)
 - PIC18 has 21 bits (2M)
 - 8051 has 16 bits (64K)

Figure 2-9. Program Counter in PIC18



					PIC18	Microc	ontroller	Family					
			Data	Memory									
	Program	n Memory	RAM	EEPROM	I/0	ADC				CCP/	Timers		
Product	Туре	Bytes	Bytes	Bytes	Ports	10-bit	MSSP	USART	Other	PWM	8/16-bit	Packages	Pins
PIC18F1220	FLASH	4K	256	256	16	7	_	1	6x PMM	1	1/3	DIP, SOIC, SSOP, QFN	18
PIC18F1320	FLASH	8K	256	256	16	7	_	1	6x PMM	1	1/3	DIP, SOIC, SSOP, QFN	18
PIC18F2220	FLASH	4K	512	256	23	10	I ² C/SPI	1	6x PMM	2	1/3	DIP, SOIC	28
PIC18F2320	FLASH	8K	512	256	23	10	I ² C/SPI	1	6x PMM	2	1/3	DIP, SOIC	28
PIC18C242	OTP	16K	512	_	23	5	I ² C/SPI	1	_	2	1/3	DIP, SOIC	28
PIC18C252	OTP	32K	1536	_	23	5	I ² C/SPI	1	_	2	1/3	DIP, SOIC	28
PIC18F242	FLASH	16K	512	256	23	5	I ² C/SPI	1	_	2	1/3	DIP, SOIC, SSOP	28
PIC18F252	FLASH	32K	1536	256	23	5	I ² C/SPI	1	_	2	1/3	DIP, SOIC, SSOP	28
PIC18F258	FLASH	32K	1536	256	22	5	I ² C/SPI	1	CAN 2.0B	1	1/3	DIP, SOIC	28
PIC18F4220	FLASH	4K	512	256	34	13	I ² C/SPI	1	6x PMM	2	1/3	DIP, TQFP, QFN	40/44
PIC18F4320	FLASH	8K	512	256	34	13	I ² C/SPI	1	6x PMM	2	1/3	DIP, TQFP, QFN	40/44
PIC18C442	OTP	16K	512	_	34	8	I ² C/SPI	1	_	2	1/3	DIP, PLCC, TQFP	40/44
PIC18C452	OTP	32K	1536	—	34	8	I ² C/SPI	1	—	2	1/3	DIP, PLCC, TQFP	40/44
PIC18F442	FLASH	16K	512	256	34	8	I ² C/SPI	1	—	2	1/3	DIP, PLCC, TQFP	40/44
PIC18F452	FLASH	32K	1536	256	34	8	I ² C/SPI	1	—	2	1/3	DIP, PLCC, TQFP	40/44
PIC18F458	FLASH	32K	1536	256	33	5	I ² C/SPI	1	CAN 2.0B	1	1/3	DIP, PLCC, TQFP	40/44
PIC18C601	_	ROMless	1536	_	31	8	I ² C/SPI	1	—	2	1/3	PLCC, TQFP	64/68
PIC18C658	OTP	32K	1536	—	52	12	I ² C/SPI	1	CAN 2.0B	2	1/3	PLCC, TQFP	64/68
PIC18F6520	FLASH	32K	2048	1024	52	12	I ² C/SPI	2	—	5	2/3	TQFP	64
PIC18F6620	FLASH	64K	3840	1024	52	12	I ² C/SPI	2	—	5	2/3	TQFP	64
PIC18F6720	FLASH	128K	3840	1024	52	12	I ² C/SPI	2	—	5	2/3	TQFP	64
PIC18C801	—	ROMless	1536	—	42	12	I ² C/SPI	1	—	2	1/3	PLCC, TQFP	80/84
PIC18C858	OTP	32K	1536	_	68	16	I ² C/SPI	1	CAN 2.0B	2	1/3	PLCC, TQFP	80/84
PIC18F8520	FLASH	32K	2048	1024	68	16	I2C/SPI	2	EMA	5	2/3	TQFP	80
PIC18F8620	FLASH	64K	3840	1024	68	16	I ² C/SPI	2	EMA	5	2/3	TQFP	80
PIC18F8720	FLASH	128K	3840	1024	68	16	I2C/SPI	2	EMA	5	2/3	TQFP	80

Abbreviation: ADC = Analog-to-Digital Converter PWM = Pulse Width Modulation

CCP = Capture/Compare/PWM SPI = Serial Peripheral Interface I²C = Inter-Integrated Circuit Bus USART = Universal Synchronous/Asynchronous Receiver/Transmitter

PMM = Power Managed Mode

7.1.6 1 20 400

Example 2-11

Find the ROM Memory Address of each of the following PIC chips:

- a) PIC18F2220
- b) PIC18F2410
- c) PIC18F458



Powering UP

At what address does the CPU wake up when power applied?

- The uC wakes up at memory address 0000
- The PC has the value 0000
- ORG directive put the address of the first op code at the memory location 0000



Placing Code in program ROM



Program Memory

🗖 Prog	ram Mer	nory			
	Line	Address	Opcode	Label	Disassembly
	1	0000	0E25		MOVLW 0x25
	2	0002	OF34		ADDLW Ox34
	3	0004	OF11		ADDLW Ox11
	4	0006	OF12		ADDLW Ox12
	5	0008	OF1C		ADDLW Ox1c
	6	000A	OFO6		ADDLW Ox6
	7	000C	6E1O		MOVWF SUM, ACCESS
	8	OOOE	EF07	HERE	GOTO HERE
	9	0010	FOOO		NOP
	10	0012	FFFF		NOP
	11	0014	FFFF		NOP All instructions are 2Byte
	12	0016	FFFF		NOP avaant the COTO
	13	0018	FFFF		NOP except the GOTO,
	14	001A	FFFF		NOP which has 4-Byte
	15	001C	FFFF		NOP
	16	001E	FFFF		NOP
	17	0020	FFFF		NOP
	18	0022	FFFF		NOP
Opcode H	lex Machi	ne Symbolic			

Program ROM Width for the PIC18

- Byte addressable: each location holds only one byte
 - CPU with 8-Bit will fetch one byte a time
 - Increasing the data bus will bring more information
- Solution: Data bus between CPU and ROM can be similar to traffic lanes on the highway
- The wide of Data path is 16 bit
 - Increase the processing power
 - \bigcirc Match the PIC18 instruction \rightarrow single cycle



Figure 2-12. Program ROM Width for the PIC18



Little endian VS big endian war

- The low byte goes to the low memory location
- The high byte goes to the high memory location
- □ Intel uP and many uCs use little endian

Figure 2-13. PIC18 Program ROM Contents for Program 2-1 List File

WORD ADDRESS	HIGH BYTE	LOW BYTE
000000h	0Eh	25h
000002h	OFh	34h
000004h	OFh	11h
000006h	OFh	12h
000008h	OFh	1Ch
00000Ah	OFh	06h
00000Ch	6Eh	10h
00000Eh	EFh	07h
000010h	F0h	00h

<u>Harvard Architecture in the</u> <u>PIC</u>

- Von Neumann Architecture: uses the same bus for accessing both the code and data memory.
 - Slow down the processing speed
 - Get in each other's way
- Harvard Architecture: uses separate buses for accessing the code and data memory.
 Inexpensive for a chip

<u>Figure 2-14. von Neumann vs.</u> <u>Harvard Architecture</u>



Instruction size of the PIC18

- PIC Instructions are 2-Byte or 4-Byte
- The first seven or eight bits represents the op-code
- □ Most of PIC18 instructions are 2-Byte
 - MOVLW
 ADDLW
 MOVWF
 MOVWF
 - A specifies the default access bank if it is 0 and if a
 - = 1 we have to use bank switching

Instruction size of the PIC18

A-Byte instructions include
 MOVFF (move data within RAM, which is 4k)
 1100 ssss ssss ssss (0≤ fs ≤ FFF)
 1111 dddd dddd dddd (0≤ fd ≤ FFF)
 GOTO (the code address bus width is 21, which is 2M)
 1110 1111 k₇kkk kkkk₀

1111 k₁₉kkk kkkk kkkk₈

RISC Architecture in the PIC

To increase the processing power of the CPU

- 1. Increase the clock frequency of the chip
- 2. Use Harvard architecture
- 3. change the internal architecture of the CPU and use what is called RISC architecture

RISC Architecture in the PIC

RISC

- Simple and Small instruction set
- Regular and fixed instruction format
- Simple address modes
- Pipelined instruction execution --> 95% executed in one cycle

- Complex and large instruction set
- Irregular instruction format
- Complex address modes
- May also pipeline instruction execution

<u>RISC Architecture in the PIC</u>

RISC

- Provide large number of CPU registers
- Separated data and program memory
- Most operations are register to register
- Take shorter time to design and debug

- Provide smaller number of CPU registers
- Combined data and program memory
- Most operations can be register to memory
- Take longer time to design and debug

<u>Viewing Register and memory</u> with MPLAB Simulater

Figure 2-15. SFR Window in MPLAB Simulator

🔲 Special Fund	tion Registers				
Address $ abla$	SFR Name	Hex	Decimal	Binary	Char
0F80	PORTA	00	0	00000000	-
0F81	PORTB	00	0	00000000	-
0F82	PORTC	00	0	00000000	-
0F83	PORTD	00	0	00000000	-
0F84	PORTE	00	0	00000000	-
0F89	LATA	00	0	00000000	-
OF8A	LATB	00	0	00000000	-
OF8B	LATC	00	0	00000000	•
0F8C	LATD	00	0	00000000	-
OF8D	LATE	00	0	00000000	-
0F92	TRISA	00	0	00000000	-
0F93	TRISB	00	0	00000000	•
0F94	TRISC	00	0	00000000	-
0F95	TRISD	00	0	00000000	-
0F96	TRISE	00	0	00000000	-
OF9D	PIE1	00	0	00000000	•
OF9E	PIR1	00	0	00000000	-
0F9F	IPR1	00	0	00000000	-
OFAO	PIE2	00	0	00000000	-
OFA1	PIR2	00	0	00000000	1-75
OFA2	IPR2	00	0	00000000	1-75

<u>Figure 2-16. File Register (Data</u> RAM) Window in MPLAB Simulator

àdiress	Address 00 01 02 00 04 00 06 07 00 09 08 00 00 00 00 00 ADD 00													ACCET			
SULLEDD	00		05	00	-1	0-	00	Ur	00	-2	08	OD	00	OP		OF.	BUCII
0000	υ_	UU	UU	υ_	UU	UU	UU	_U	υ_	UU	UU	UU	_U	υ_	UU	UU	•••••
0010	9E	00	00	00	00	00	00	Ξ0	00	00	00	00	Ξ0	00	00	00	
0020	07	00	nn	07	nn	nn	nn	Ξ0	07	nn	nn	nn	Ξ0	07	nn	nn	
0030	ΟC	00	00	ΟΞ	00	00	00	ΞO	00	00	00	00	ΞO	οΞ	00	00	
0040	υ_	UU	UU	υ_	UU	υυ	UU	_U	υ_	UU	UU	UU	_U	υ_	UU	UU	•··••·•
00.50	00	00	00	00	00	00	00	20	00	00	00	00	20	00	00	00	
00 50	00	00	00	00	00	00	00	20	00	00	00	00	20	00	00	00	

Figure 2-17. Program (Code) ROM Window in MPLAB Simulator

				1	
	Lin≘	Address	Opcode	Disasently	
-	1	C000	OEOA	MCVLW Oxa	
	2	C002	6E25	MOVWF 0x25, ACCESS	
	С	C004	OEOO	MOVLW O	
	4	C006	OFO3	ADDLW OX3	
	5	C008	0625	DECF 0x25, F, ACCESS	
	G	700J	E1FD	DNZ Ox6	
	1	LINC	6681	MOVWE HXTR1, ACCESS	

Chapter 2: Summary

Sample PIC18
 Instructions
 Move, add, subtract

<u>Next:</u> <u>Branch, Call and Time</u> <u>Delay Loo</u>



PIC Microcontroller and Embedded Systems Muhammad Ali Mazidi, Rolin McKinlay and Danny Causey

Eng. Husam Alzaq The Islamic Uni. Of Gaza



Chapter 3: Branch, Call and Time Delay Loop

- Branch instruction and looping
- Call instruction and stack
- PIC18 Time Delay and instruction pipeline

PIC MICROCONTROLLER and Embedded Systems

USING ASSEMBLY AND C FOR PIC18



MUHAMMAD ALI MAZIDI ROLIN D. MCKINLAY DANNY CAUSEY

PIC Microcontroller and Embedded Systems Muhammad Ali Mazidi, Rolin McKinlay and Danny Causey, February 2007.



- Code PIC Assembly language instructions to create loops and conditional branch instructions
- Code Goto instructions for unconditional jump
Branch instructions and looping

- □ Looping in PIC
- □ Loop inside loop
- Other conditional jumps
- All conditional branches are short jumps
- Calculating the short branch address
- Unconditional branch instruction



Repeat a sequence of instructions or a certain number of times

Two ways to do looping
 Using DECFSZ instruction
 Using BNZ\BZ instructions

DECFSZ instruction

Decrement file register, skip the next instruction if the result is equal 0

DECFSZ fileRef, d

GOTO instruction follows DECFSZ



Example 3-1

Write a program to Solution

- a) Clear WREG
- b) Add 3 to WREG
 ten times and
 place the result in
 SFR PORTB

COUNT **EQU** 0x25 **MOVLW** d'10' MOVWF COUNT MOVLW 0 AGAIN ADDLW 3 **DECFSZ** COUNT,F **GOTO** AGAIN MOVWF PORTB



Figure 3-1. Flowchart for the DECFSZ Instruction

Using BNZ\BZ instructions

Supported by PIC18 families

- Early families such as PIC16 and PIC12 doesn't support these instruction
- These instructions check the status flag



Example 3-2

Write a program to Solution

- a) Clear WREG
- b) Add 3 to WREG
 ten times and
 place the result in
 SFR PORTB

COUNT **EQU** 0x25 **MOVLW** d'10' MOVWF COUNT MOVLW AGAIN ADDLW 3 COUNT,F DECF AGAIN BNZ MOVWF PORTB





What is the maximum number of times that the loop can be repeated?

- □ All locations in the FileReg are 8-bit
- □ The max. loop size is 255 time

Loop inside a loop

- Write a program to
- a) Load the PORTB SFR register with the value 55H
- b) Complement PORTB 700 times Solution
- R1 EQU 0x25
- R2 EQU 0x26

COUNT_1 EQU d'10' COUNT_2 EQU d'70'



The

	MOVLW 0x55	
		Address Data
	MOVWF PORTB	
	MOVLW COUNT_1	
	MOVWF R1	25H (R1) 10
LOP_1	MOVLW COUNT_2	264 (P2) 70
	MOVWF R2	
LOP_2	COMPF PORTB, F	•••
	DECF R2, F	
	BNZ LOP_2	F81H
	DECF R1, F	(PORTB) 55
PIC uCs	BNZ LOP 1	3-14





Figure 3-3. (continued)

Other conditional jumps

- All of the 10 conditional jumps are 2-byte instructions
- They requires the target address
 1 byte address (short branch address)
 Relative address
- Recall: MOVF will affect the status Reg.
- In the BZ instruction, the Z flag is checked. If it is high, that is equal 1, it jumps to the target address.

Flag Bits and Decision Making

BC	k	Branch relative if Carry
BNC	k	Branch relative if Not Carry
BN	k	Branch relative if Negative
BNN	k	Branch relative if Not Negative
BOV	k	Branch relative if Overflow
BNOV	k	Branch relative if Not Overflow
BZ	k	Branch relative if Zero
BNZ	k	Branch relative if Not Zero



Write a program to determine if the loc. 0x30 contains the value 0. if so, put 55H in it.

Solution:

- □ MYLOC EQU Ox30
- □ MOVF MYLOC, F
- **BNZ** NEXT
- □ **MOVLW** 0x55
- □ MOVWF MYLOC

□ NEXT



Find the sum of the values 79H, F5H, and E2H. Put the sum in fileReg loc. 5H and 6H.

Address	Data	Address	Data	Address	Data
5H (Lov	V-	5H (<mark>Lov</mark>	N-	5H (<mark>Low</mark>	/-
Byte)	0	Byte)	0	Byte)	50
6H (Hig	h-	6H (<mark>Hig</mark>	;h-	6H (Hig	h-
Byte)	0	Byte	1	Byte)	2
 ne PIC uCs	79	9+F5 16E	6E 6E	+E2 150	50 3-20

<u>Solution</u>

L_Byte EQU 0x5 H_Byte EQU 0x6 ORG Oh MOVLW 0x0 **MOVWF** H_Byte ADDLW 0x79 BNC N 1 INCF H_Byte,F

ADDLW N 1 0xF5BNC N 2 INCF H_Byte,F N 2 ADDLW OxE2 **BNC** OVER INCF H_Byte,F OVER MOVWF L_Byte **END**

Example 3-7

000000 0E00 000002 6E06 000004 0F79 000006 E301 000008 2A06 00000A 0FF5 00000C E301 00000E 2A06 000010 OFE2 000012 E301 000014 2A06 00016 6E05

MOVLW 00004 0x000005 **MOVWF** H_Byte ADDLW 0x79 00006 00007 BNC N 1 **INCF** H_Byte,F 00008 N 1 ADDLW 0xF5 00009 00010 BNC N 2 00011 **INCF** H_Byte,F N 2 ADDLW 0xE2 00012 00013 BNC **OVER** 00014 **INCF** H_Byte,F MOVWF L_Byte₃₋₂₂ 00015 **OVER**



Program Memory						
	Line	Address	Opcode	Label	Disassembly	
•	1	0000	OEOO		MOVLU O	
	2	0002	6E06		MOVWF H_Byte, ACCESS	
	3	0004	OF79		ADDLW Ox79	
	4	0006	E301		BNC N_1	
	5	0008	2A06		INCF H_Byte, F, ACCESS	
	6	000A	OFF5	N_1	ADDLW Oxf5	
	7	000C	E301		BNC N_2	
	8	OOOE	2A06		INCF H_Byte, F, ACCESS	
	9	0010	OFE2	N_2	ADDLW Oxe2	
	10	0012	E301		BNC OVER	
	11	0014	2A06		INCF H_Byte, F, ACCESS	
	12	0016	6E05	OVER	MOVWF L_Byte, ACCESS	
	13	0018	FFFF		NOP	
	14	001A	FFFF		NOP	
	15	001C	FFFF		NOP	
	16	001E	FFFF		NOP	
	17	0020	FFFF		NOP	
	18	0022	FFFF		NOP	
	19	0024	FFFF		NOP	

The

Combalia



Program Memory

	Line	Address	Opcode	Label	Disassemb.
0	1	0000	OEOA		MOVLU Oxa
	2	0002	6E25		MOVWF COUNT, ACCESS
	3	0004	OEOO		MOVLU O
	4	0006	OFO3	AGAIN	ADDLW Ox3
	5	0008	0625		DECF COUNT, F, ACCESS
	6	000A	E1FD		BNZ AGAIN
B	7	000C	6E81		MOVWF PORTB, ACCESS
	8	OOOE	FFFF		NOP
	9	0010	FFFF		NOP
	10	0012	FFFF		NOP
	11	0014	FFFF		NOP
	12	0016	FFFF		NOP
	13	0018	FFFF		NOP
	н л л	004.2	क क क क		MOD



Which is better, to use BNZ along with DECF or DCFSNZ??

<u>Unconditional branch</u> <u>instruction</u>

- Control is transferred unconditionally to the target location (at ROM)
- Tow unconditional branches
 - o goto
 - **O** BRA

1110	1111	k , kkk	kkkk _o
1111	k ₁₉ kkk	kkkk	kkkk ₈

0 **s** k **s** FFFFF



Figure 3-4. GOTO Instruction

BRA Instruction



Figure 3-5. BRA (Branch Unconditionally Instruction Address Range

BRA Instruction

Address

Program Memory

Line

Forward jump Jump Isasse: MOVLW Oxa MOVUW Oxa MOVWF COULT, ACCESS BRA AGAINO

	1	0000	OEOA		MOVLW Oxa ()
	2	0002	6E25		MOVWF COUT, ACCESS
	3	0004	D001		BRA AGAINO
	4	0006	OEOO		MOVLW O
	5	0008	OFO3	AGAIN	ADDLW Ox3
	6	A000	0625		DECF COUNT, F, ACCESS
	7	000C	E1FD		BNZ AGAIN
B	8	OOOE	6E81		MOVWF PORTB, ACCESS
	9	0010	D7FB		BRA AGAIN
	10	0012	FFFF		NOP
	11	0014	FFFF		NOP Backward
	12	0016	FFFF		NOP
The PIC uC	Ś				C Jump

Opcode

Label



Label and \$ can be used to keep uC busy (jump to the same location)
 HERE GOTO HERE
 GOTO \$

OVER BRA OVER
BRA \$

PIC18 Call instruction

Section 3-2







4-byte instruction

Long Call

2-byte instruction

Relative Call

CALL Instruction



Control is transferred to subroutine

- Current PC value, the instruction address just below the CALL instruction, is stored in the stack
 - o push onto the stack

Return instruction is used to transfer the control back to the caller,
 the previous PC is popped from the stack

Stack and Stack Pointer (SP)

- Read/Write Memory
- Store the PC Address
 - 21-bit (000000 to 1FFFFF)
- □ 5-bit stack, total of 32 locations
- SP points to the last used location of the stack
 - Location 0 doesn't used
 - Incremented pointer



Figure 3-7. PIC Stack 31 × 21

<u>Return from Subroutine</u>

- The stack is popped and the top of the stack (TOS) is loaded into the program counter.
- If 's' = 1, the contents of the shadow registers WS, STATUSS and BSRS are loaded into their corresponding registers, W, STATUS and BSR.
- If 's' = 0, no update of these registers occurs (default).

0000	0000	0001	001s
------	------	------	------



Toggle all bits of to SFR register of PORTB by sending to it values 55H and AAH continuously. Put a delay in between issuing of data to PORTB.

Analyze the stack for the CALL instructions

Solution

The PRICUGES

MYREG EQU 0x08 EQU 0x0F8 PORTB ORG 0 **MOVLW** 0x55 BACK MOVWF PORTB CALL DELAY MOVLW 0xAA **MOVWF** PORTB CALL DELAY GOTO BACK

ORG 20H MOVLW DELAY **OxFF MOVWF** MYREG NOP AGAIN NOP **DECF** MYREG, F **BNZ** AGAIN RETURN END 3 - 39
-	🗆 Prog	ram Mer	nory			
Fxample		Line	Address	Opcode	Label	Disasse
	0	1	0000	0E55	BACK	MOVLW 0x55
2 10		2	0002	6E81		MOVWF PORTB, ACCESS
3-10		3	0004	EC10		CALL DELAY, O
		4	0006	FOOO		NOP
		5	0008	OEAA		MOVLW Oxaa
		6	000A	6E81		MOVWF PORTB, ACCESS
Address Data		7	000C	EC10		CALL DELAY, O
		8	OOOE	FOOO		NOP
4		9	0010	EFOO		GOTO BACK
		10	0012	FOOO		NOP
3		11	0014	FFFF		NOP
		12	0016	FFFF		NOP
2		13	0018	FFFF		NOP
		14	001A	FFFF		NOP
1 000006	3	15	001C	FFFF		NOP
		16	001E	FFFF		NOP
		17	0020	OEFF	DELAY	MOVLW Oxff
		18	0022	6E08		MOVWF MYREG, ACCESS
		19	0024	0000	AGAIN	NOP
		20	0026	0000		NOP
		21	0028	0608		DECF MYREG, F, ACCESS
		22	002A	E1FC		BNZ AGAIN
		23	002C	0012		RETURN O
		24	002E	FFFF		NOP
		25	0030	FFFF		NOP



Figure 3-8. PIC Assembly Main Program That Calls Subroutines

RCALL (Relative Call)

- **2**-Byte instruction
- The target address must be within 2K
 - 11 bits of the 2 Byte is used
- □ Save a number of bytes.

1101	lnnn	nnnn	nnnn
------	------	------	------

Example 3-12

Т

Program Memory					
	Line	Address	Opcode	Label	Disassembly
	1	0000	0E55	-	MOVLW 0x55
	2	0002	6E81	BACK	MOVWF PORTB, ACCESS
	3	0004	D802		RCALL DELAY
	4	0006	1E81		COMF PORTB, F, ACCESS
	5	0008	D7FC		BRA BACK
	6	000A	OEFF	DELAY	MOVLW Oxff
	7	000C	6E08		MOVWF MYREG, ACCESS
	8	000E	0000	AGAIN	NOP
	9	0010	0000		NOP
	10	0012	0608		DECF MYREG, F, ACCESS
	11	0014	E1FC		BNZ AGAIN
	12	0016	0012		RETURN O
	13	0018	FFFF		NOP
	14	001Å	FFFF		NOP
	15	001C	FFFF		NOP
	16	001E	FFFF		NOP
	17	0020	FFFF		NOP
	18	0022	FFFF		NOP
	10				NOD
Opcode H	lex Machine	: Symbolic			

PIC18 Time Delay and instruction pipeline

Section 3-3

Delay Calculating for PIC18

- Two factors can affect the accuracy of the delay
- The duration of the clock period, which is function of the Crystal freq
 Connected to OSC! And OSC2
- 2. The instruction cycle duration
 - Most of the PIC18 instructions consumes 1 cycle
 - Use Harvard Architecture
 - Use RISC Architecture
 - Use the pipeline concept between fetch and execute.

•							
Non-pipeline	fetch 1	exec 1	fetch 2	exec 2	fetch 3	exec3	

Figure 3-9. Pipeline vs. Non-pipeline

PIC multistage pipeline

Superpipeline is used to speed up execution.

- The process of executing instructions is split into small steps
- Limited to the slowest step



Figure 3-10. Pipeline Activity After the Instruction Has Been Fetched

Instruction



- D = Decode the instruction
- R = Read the operand
- P = Process (eg. ADDLW)
- W = Write the result to destination register



<u>Instruction Cycle time for the</u> <u>PIC</u>

- What is the Instruction Cycle ?
- Most instructions take one or tow cycles
 - BTFSS can take up to 3 cycles
- Instruction Cycle depends on the freq. of oscillator
- Clock source: Crystal oscillator and on-chip circuitry
- One instruction cycle consists of four oscillator period.



Find the period of the instruction cycle you chose 4 MHz crystal? And what is required time for fetching an instruction?

- Solution
- □ 4 MHz/4 =1 MHz
- □ Instruction Cycle = 1/1MHz = 1 usec
- □ Fetch cycle = 4 * 1 usec = 4 usec

Branch penalty

Queue is needed for prefetched instruction

If the prefetched instruction is incorrect, the CPU must flush the memory. When??

If Jump:

	Q1	Q2	Q3	Q4
	Decode	Read literal	Process	Write to PC
		'n	Data	
Ī	No	No	No	No
	operation	operation	operation	operation

If No Jump:

Q1	Q2	Q3	Q4
Decode	Read literal	Process	No
	'n	Data	operation

3-52

Branch penalty



All instructions are single-cycle except for any program branches. These take two cycles since the fetch instruction is "flushed" from the pipeline, while the new instruction is being fetched and then executed.

BTFSC and BTFSS

Q Cycle Activity:

_	Q1	Q2	Q3	Q4
-	Decode	Read	Process	No
_		register i	Data	operation

If skip:

Q1	Q2	Q3	Q4	
No	No	No	No	
operation	operation	operation	operation	

If skip and followed by 2-word instruction:

Q1	Q2	Q3	Q4
No	No	No	No
operation	operation	operation	operation
No	No	No	No
operation	operation	operation	operation

3-54



Find how long it take to execute each of the following instructions for a PIC18 with 4 MHz

- **MOVLW**
- ADDLW
- DECF
- □ NOP

MOVWF

CALL GOTO BNZ Delay calculation for PIC18 Example 3-16

Find the size of the delay in the following program if the crystal freq. is 4MHz.

DELAY MOVLW OxFF

MOVWF MYREG

AGAIN NOP

NOP

DECF MYREG, F BNZ AGAIN

RETERN

Example 3-17

MYREG	EQU 0x08	ORG 300H	4
ORG 0		DELAY	MOVLW 0×FA
BACK	MOVLW 0x55	MOVWF	MYREG
MOVWF	PORTB	AGAIN	NOP
CALL	DELAY		NOP
MOVLW	OxAA		NOP
MOVWF	PORTB	DECF	MYREG, F
CALL	DELAY	BNZ AGA	IN
GOTO	BACK	RETURN	

Example 3-20

R2 EQU 0x2

R3 EQU 0x3

R4 EQU 0x4

MOVLW 0x55

MOVWF PORTB BACK

CALL DELAY_500MS COMF PORTB

GOTO BACK

The PIC uCs

DELAY_500MS D'20' MOVLW MOVWF **R4** BACK **MOVLW** D'100' MOVWF **R**3 AGAIN **MOVLW** D'250' MOVWF **R**2 HERE NOP NOP **DECF** R2, F BNZ HERE **DECF** R3, F BNZ AGAIN **DECF** R4, F BNZ BACK RETURN 3-58

Chapter 3: Summary

- Looping in PIC Assembly language is performed using an instruction to decrement a counter and to jump to the top of the loop if the counter is not zero.
- Assembly language includes conditional and unconditional, and call instructions.
- PIC18 uses Superpipeline is used to speed up execution.

<u>Next: Chapter 4</u> <u>PIC I/O Port</u> <u>Programming</u>



PIC Microcontroller and Embedded Systems Muhammad Ali Mazidi, Rolin McKinlay and Danny Causey

Eng. Husam Alzaq The Islamic Uni. Of Gaza



Chapter 4: PIC I/O Port Programming

- I/O Port Programming in PIC18
- I/O Bit Manipulation Programming



PIC Microcontroller and Embedded Systems Muhammad Ali Mazidi, Rolin McKinlay and Danny Causey, February 2007.

<u>Objective</u>

- □ List all the ports of the PIC18
- Describe the dual role of PIC18 pins
- Code Assembly to use ports for input or output
- Code PIC instructions for I/O handling
- Code I/O bit-manipulation Programs for PIC
- Explain the bit addressability of PIC ports

I/O Port Programming in PIC18

PIC18 has many ports

- Depending on the family member
- Depending on the number of pins on the chip
- Each port can be configured as input or output.
 - Bidirectional port
- Each port has some other functions
 - Such as timer , ADC, interrupts and serial communication
- Some ports have 8 bits, while others have not

Figure 4-1. PICF458 Pin

Diagram



Pins	Add	18-pin	28-pin	40-pin	64-pin	80-pin
Chip		PIC18F1220	PIC18F2220	PIC18F458	PIC18F6525	PIC18F8525
PORT A	F80H	X	X	X	X	X
PORT E	B F81H	X	X	X	X	X
PORT (C F82H		X	X	X	X
PORT I) F83H			X	X	X
PORT E	E F84H			X	X	X
PORT E	F F85H				X	X
PORT (F 86H				X	X
PORT H	I				X	X
PORT J	ſ				X	X
PORT H	X					X
PORT I						X

I/O SFR

- Each port has three registers for its operation:
 - TRIS register (Data Direction register)
 - If the corresponding bit is $0 \rightarrow O$ utput
 - If the corresponding bit is $1 \rightarrow Input$
 - PORT register (reads the levels on the pins of the device)

• LAT register (output latch)

The Data Latch (LAT) register is useful for read-modify-write operations on the value that the I/O pins are driving.

I/O SFR

- PIC18F458 has 5 ports
- Upon reset, all ports are configured as input
- TRISx register has OFFH

Pins	Address
PORT A	F80H
PORT B	F81H
PORT C	F82H
PORT D	F83H
PORT E	F84H
LATA	F89H
LATB	F8AH
LATC	F8BH
LATD	F8CH
LATE	F8DH
TRISA	F92H
TRISB	F93H
TRISC	F94H
TRISD	F95H
TRISE	F96H

Figure 4-2. CMOS States for P and N Transistors



Figure 4-3. Outputting (Writing) 0 to a Pin in the PIC18



Figure 4-4. Outputting (Writing) 1 to a Pin in the PIC18



Figure 4-5. Inputting (Reading) O from a Pin in the PIC18



Figure 4-6. Inputting (Reading) 1 from a Pin in the PIC18



Port A

PORTA is a 7-bit wide, bidirectional port.

• Sometimes A6 is not available. <u>why?</u>

- The corresponding Data Direction register is TRISA.
- Setting a TRISA bit (= 1) will make the corresponding PORTA pin an input
- Clearing a TRISA bit (= 0) will make the corresponding PORTA pin an output
- On a Power-on Reset, these pins are configured as inputs and read as '0'.

Example 1

BACK MOVLW 0x55 MOVWF PORTA CALL DELAY MOVLW 0xAA MOVWF PORTA CALL DELAY GOTO BACK

MOVLW B'0000000' **MOVWF** TRISA BACK **MOVLW** 0x55 MOVWF PORTA DELAY CALL MOVLW 0×AA **MOVWF** PORTA DELAY CALL GOTO BACK



MYREG EQU 0x20 MOVLW B'11111111' MOVWF TRISA MOVF PORTA, W MOVWF MYREG
PORT B, PORT C, PORT D and PORT E

PORTB is 8 pins
PORTC is 8 pins
PORTD is 8 pins
PORTE is 3 pins

Read followed by write operation

Be careful O Don't have a two I/O operations one right after the other. Data Dependency • A NOP is needed to make that data is written into WREG before it read for outputting to PortB.

CLRF	TRISB
SETF	TRISC
L4 MOVF	PORTC,W
MOVWF	PORTB
BRAL4	

Figure 4-7. Pipeline for Read Followed by Write I/O

The PIC uCs



Two Solutions

Solution1

Solution2

CLRF TRISB SETF TRISC L4 MOVF PORTC,W NOP MOVWF PORTB BRAL4

CLRF TRISB SETF TRISC L4 MOVFF PORTC, PORTB BRA L4

MOVFF is 4-byte instruction.

Example 4-1

Write a test program for the PIC18 chip to toggle all the bits of PORTB, PORTC and PORTD every 0.25 of a second. (suppose that there is a 4 MHz)

list P=PIC18F458 *#include* P18F458.INC R1 equ 0x07 R2 equ 0x08 ORGOTRISB CLRF CLRF TRISC CLRF TRISD **MOVLW** 0x55 **MOVWF** PORTB **MOVWF** PORTC **MOVWF** PORTD

Solution

PORTB,F L3 COMF COMF PORTC,F COMF PORTD,F QDELAY CALL BRA L3

QDELAY **MOVLW** D'200' **MOVWF** R1 **MOVLW** D'250' D1 **MOVWF** R2 D2 NOP NOP **DECF** R2, F BNZ D2 DECF R1, F BNZ D1 RETURN END 4-22

I/O Bit Manipulation Programming

I/O ports and bit-addressability
Monitoring a single bit
Reading a single bit

Section 4-2

I/O ports and bitaddressability

PORT A	PORT B	PORT C	PORT D	PORT E	PORT Bit
RAO	RB0	RC0	RD0	RE0	D0
RA1	RB1	RC1	RD1	RE1	D1
RA2	RB2	RC2	RD2	RE2	D2
RA3	RB3	RC3	RD3		D3
RA4	RB4	RC4	RD4		D4
RA5	RB5	RC5	RD5		D5
	RB6	RC6	RD6		D6
	RB7	RC7	RD7		D7

<u>Bit Oriented Instruction for</u> <u>PIC18</u>

Instruction		Function	
BSF	fileReg, bit	Bit Set File Register	
BCF	fileReg, bit	Bit Clear File Register	
BTG	fileReg, bit	Bit Toggl File Register	
		Bit Test File Register, skip if	
BTFSC	fileReg, bit	clear	
		Bit Test File Register, skip if	
BTFSS	fileReg, bit	set	

Example 4-2

 A LED is connected to each pin of port
 D. Write a program to turn on each
 LED from pin D0 to
 D4. CLRF TRISD

- BSF PORTD,0
- CALL DELAY
 - BSF PORTD,1
- **CALL**DELAY

- BSF PORTD,2
- **CALL**DELAY
- BSF PORTD,3
- CALLDELAY
- BSF PORTD,4
- CALL DELAY

Example 4-3

Write the following programs

A. Create a square wave of 50% duty cycle on bit 0 of C BCF TRISC,0 HERE BSF PORTC,0 CALL DELAY BCF PORTC,0 CALL DELAY BRA HERE

Solution 1

How many byte are used?

Example 4-3

Solution 2

- Write the following programs
- A. Create a square wave of 50% duty cycle on bit 0 of C

BCF TRISC,0 BACK BTF PORTC,0 CALL DELAY BRA BACK

How many byte are used?

Example 4-4

- Write a program to perform the following:
- a) Keep monitoring the RB2 bit until it becomes HIGH (1)
- b) When RB2 becomes HIGH, write value
 45H to portC and send a HIGH to LOW
 plus to RD3

TRISB,2 BSF CLRF TRISC BCF PORTD,3 **MOVLW** 0x45 AGAIN **BTFSS** PORTB,2 AGAIN BRA **MOVWF** PORTC BSF PORTD,3 DELAY CALL PORTD,3 BCF

Example 4-5

- Bit RB3 is an input and represents the condition of a door alarm.
- Whenever it goes LOW, send a HIGHto-LOW pulse to RC5 to turn on a buzzer



Solution

BSF	TRISB,3
BCF	TRISC,5
HERE	
BTFSC	PORTB,3
BRA	HERE
BSF	PORTC,5
BCF	PORTC,5
CALL	DELAY
BRA	HERE

<u>Reading a single bit</u> Examole4-8

A switch is connected to pin RBO and a LED to pin RB7. Write a program to read the status of SW and send it to the LED **BSF** TRISB,0 BCF TRISB,7 AGAIN **BTFSS** PORTB,0 **GOTO OVER BSF** PORTB,7 **GOTO AGAIN OVER** BCF PORTB,7 **GOTO AGAIN**

<u>Reading input pins VS. LATx</u> <u>port</u>

- There are two possibilites to read port's value
 - Through reading the status of the input pin
 - Through reading the internal latch of the LAT register.
 - Some instructions do that
 - \cdot The action is
 - 1. The instruction read the latch instead of the pin
 - 2. Execute the instruction
 - 3. Write back the result to the Latch
 - 4. The data on the pins are changed only if the TRISX bits are cleared.

Instruction	า	Function
ADDWF	fileReg,d	Add WREG from f
BSF	fileReg,bit	t Bit Set fileReg
BCF	fileReg,bit	t Bit Clear fileReg
COMF	fileReg,d	Complement f
INCF	fileReg,d	Increment F
SUBWF	fileReg,d	Subtruct WREG from f
XORWF	fileReg,d	Exclusive-OR WREG with f

Figure 4-8. LATx Register Role in Reading a Port or Latch



Chapter 4: Summary

- We focused on the I/O Ports of the PIC.
- These ports used for input or output.
 Programming
- We discussed Bit manipulation instructions

<u>Next:</u>

<u>Arithmetic, logic</u> <u>Instruction and</u> <u>programs</u>



PIC Microcontroller and Embedded Systems Muhammad Ali Mazidi, Rolin McKinlay and Danny Causey

Eng. Husam Alzaq The Islamic Uni. Of Gaza



Chapter 5: Arithmetic, logic Instruction and programs

PIC MICROCONTROLLER and Embedded Systems

USING ASSEMBLY AND C FOR PIC18



MUHAMMAD ALI MAZIDI ROLIN D. MCKINLAY DANNY CAUSEY

PIC Microcontroller and Embedded Systems Muhammad Ali Mazidi, Rolin McKinlay and Danny Causey, February 2007.

<u>Objective</u>

- Define the range of numbers possible in PIC unsigned data
- Code addition and subtraction instructions for unsigned data
- Perform addition of BCD
- Code PIC unsigned data multiplication instructions and programs for division
- Code PIC Assembly language logic instructions
- Code PIC rotate instructions

<u>Outlines</u>

Arithmetic Instructions

- Signed Number Concepts and Arithmetic Operations
- Logic and Compare Instructions
- Rotate instruction and data serialization
- BCD and ASCII Conversion

Arithmetic Instructions

Unsigned numbers are defined as data in which all the bits are used to represent data

o no bits are set aside for neg. or pos. sign

- Addition of unsigned numbers
 - ADDLW k
 - ADDWF fileReg, d, a
 - ADDWFC (adding two 16-bit numbers)
- What happens to flag register?

Example 5-3

Add

3CE7H and 3B8DH

MOVLW 08DH MOVWF 0x6 MOVLW 3BH MOVWF 0x7 MOVLW 0xE7 ADDWF 0x6,F MOVLW 0x3C ADDWFC 0x7,F

Store the sum in fileReg locations 6 and 7, where location 6 should have the lower bye.



Address	Data
05H	00
06H	00
07H	00
08H	00
09H	00

BCD Number System

We use the digits 0 to 9 in everyd

Binary Coded Decimal

- Unpacked BCD
 - The lower 4 bits is just used
 - Requires 1 byte
 - ^{/te} 0000 0010
- Packed BCD
 - A single byte has two BCD numbers
 - Efficient in storing data

0101 0010

Digit	BCD
0	0000
1	0001
2	0010
3	0011
4	0100
5	0101
6	0110
7	0111
8	1000
9	1001



What is the result if you add

To correct the problem, we should add 6.





DAW, Decimal Adjust WREG

Works only with WREG

- Add 6 to the lower or higher nibble if needed
- □ After execution,
 - If the lower nibble is greater than 9, or if DC =
 1, add 0110 to the lower nibble.
 - If the upper nibble is greater than 9, or if C =
 1, add 0110 to the upper nibble.
- Doesn't require the use of arithmetic instructions prior the DAW execution

<u>Subtraction of unsigned</u> <u>numbers</u>

- Subtracter circuit is cumbersome. (Why?)
- PIC performs the 2's complement then uses adder circuit to the result.
- Take one Clock Cycle
- There are four sub instructions
 - SUBLW k (k WREG)
 - SUBWF f d (destination = fileReg WREG)
- Result may be negative (N=1 and C=1)
 - The result is left in 2's complement



MOVLW 0x23 SUBLW 0x3F



Example 5-6



<u>Multiplication of unsigned</u> <u>number</u>

- PIC supports byte-by-byte multiplication
- One of the operand must be in WREG
- After multiplication, the result is stored in PRODH and PRODL (16 bit)
- Example

O MOVLW	0x25
O MULLW	0x65

Special Function Registers			
Address 🗸	SFR Name	Hex	
FE6	POSTINC1		
FE7	INDF1		
FE8	WREG	0x25	
FE9	FSRO	0x0000	
FE9	FSROL	0x00	
FEA	FSROH	0x00	
FEB	PLUSWO		
FEC	PREINCO		
FED	POSTDECO		
FEE	POSTINCO		
FEF	INDFO		
FFO	INTCON3	OxCO	
FF1	INTCON2	OxF5	
FF2	INTCON	0x00	
FF3	PROD	Ox0E99	
FF3	PRODL	0x99	
FF4	PRODH	OXOE	
FF5	TABLAT	0x00	
FF6	TBLPTR)x000000	
FF6	TBLPTRL	0x00	
FF7	TBLPTRH	0x00	
FF8	TBLPTRU	0x00	

Division of unsigned numbers

There is no single instruction for the division of byte/byte numbers.

- You need to write a program
 - Repeated subtraction
 - The numerator is place in a fileReg
 - Denominator is subtracted from it repeatedly
 - The quotient is the number of times we subtracted
 - The reminder is in fileReg upon completion

Example 5-8

- Convert the hexadecimal number FDH, stored in location 0x15, into decimal.
- Save the digits in locations 0x22, 0x23 and 0x24

#include <P18F458.INC> NUME EQU **0x15** QU **EQU** 0x20 RMND_L EQU 0x22 RMND_M EQU 0x23 RMND_H EQU 0x24 EQU 0xFD MYNUM **EQU** D'10' MYDEN ORG OH MOVLW MYNUM **MOVWF** NUME It is a Mistake in MOVLW MYDEN your book. There is no F CLRF QU,

Example 5-8 (2)

D 1 INCF QU,F **SUBWF** NUME BC D 1 **ADDWF** NUME **DECF** QU,F MOVFF NUME, RMND L **MOVFF** QU, NUME CLRF QU

The PIC uCs

D_2 INCF QU,F **SUBWF** NUME BC D_2 **ADDWF** NUME **DECF** QU,F MOVFF NUME, RMND_M **MOVFF** QU,RMND_H HERE **GOTO HERE** END 5-16
<u>Signed Number Concepts and</u> <u>Arithmetic Operations</u>

- The MSB is set aside for the sign (0 or -)
- The rest, 7 bits, are used

for the magnitude.

- D7 D6 D5 D4 D3 D2 D1 D0 sign magnitude
- To convert any 7-bit positive number to negative use the 2's complement
- You have 128 negative numbers and 127 positive numbers

Overflow problem in Signed Number Operations

- An overflow occurs when the result of an operation is too large for the register
- OV flag indicate whether the result is valid or not.
 - If OV = 1, the result is erroneous
- When is the OV flag set?
 - The is a carry from D6 to D7 but no carry out of D7
 - There is a carry from D7 out (C = 1) but no carry from D6 to D7

Examp	es
v	

	+96	0110 0000
+_	+70	0100 0110
+	166	1010 0110 (N=1, OV=1 and sum=-90)
	-128	1000 0000
+_	- 2	<u>11 11 11 10</u>
+	166	1 0111 1110 (N=0, OV=1 and sum=126)

Logic and Compare Instructions

Widely used instructions
 ANDLW k
 ANDFW FileReg, d
 IORLW k

- IORFW FileReg, d
- XORLW k
- XORFW FileReg, d
- Effect only Z and N Flags

Complement Instructions

□ COMF FileReg,d • Takes the 1's complement of a file register Effect only Z and N Flags □ NEGF FileReg • Takes the 2's complement of a file register • Effect all Flags **Example** • MYREG EQU 0x10 • MOVLW 0x85 • MOVWF MYREG The PIC uCs NEGF MYREG

Compare Instructions

□ These instructions take 1/2 cycle(s)

CPFSGT	Compare FileReg with WREG, skip	FileREg >
FileReg	if greater than	WREG
CPFSEQ	Compare FileReg with WREG, skip	FileREg =
FileReg	if equal	WREG
CPFSLT	Compare FileReg with WREG, skip	FileREg <
FileReg	if less than	WREG

Figure 5-3. Flowchart for CPFSGT



Figure 5-4. Flowchart for CPFSEQ



<u>Figure 5-5. Flowchart for</u> <u>CPFSLT</u>



Example 5-27

Write code to determine if data on PORTB contains the value 99H. If so, write letter 'y' to PORTC; otherwise, make PORTC='N'

CLRF TRISC MOVLW A'N' MOVWF PORTC SETF TRISB **MOVLW** 0x99 **CPFSEQ** PORTB **OVER** BRA MOVLW A'Y' MOVWF PORTC OVER

Rotate instruction and data serialization

Rotate fileReg Right or Left (no Carry)

 RRNCF fileRed, d
 RLNCF fileRed, d
 affect the N and Z flag

 Rotate Right or Left through Carry flag

 RRCF fileRed, d
 RLCF fileRed, d
 affect the C, N and Z flag



One of the most widely used applications of the rotate instructions.

- Take less space on the PCB
- Sending a byte of data, one bit at a time through a single pin of uC.
 - Using the serial port.
 - Using a programming technique to transfer data one bit at a time and control the sequence of data and spaces between them.

Example 5-28

- Write a program to transfer value 41H serially via RB1.
- Put one High at the start and end
- Send LSB

Solution

RCNT	EQU 0x20
MYREG	EQU 0x21

The PIC uCs

BCF TRISB,1 MOVLW 0x41 MOVWF MYREG BCF STATUS,C MOVLW **0x8** MOVWF RCNT BSF PORTB,1 AGAIN **RRCF** MYREG,F BNC **OVER** BSF PORTB,1 BRA NEXT **OVER BCF** PORTB,1 NEXT DECF RCNT,F AGAIN BNZ PORTB,1 BSF

Example 5-29

Write a program to bring in a byte of data serially via pin RC7 and save it in file register location 0x21

The byte comes in with the LSB first RCNT **EQU** 0x20 MYREG **EQU** 0x21 TRISC,7 BSF MOVLW 0x8 **MOVWF** RCNT BTFSC AGAIN PORTC,7 STATUS,C BSF **BTFSS** PORTC,7 BCF STATUS,C RRCF MYREG,F RCNT,F DECF AGAIN BNZ 5-30



Swap the lower nibble and the higher nibble



In the absence of a SWAPF instruction, how would you exchange the nibbles? How many rotate instruction do you need?

BCD and **ASCII** Conversion

□ What is ASCII?

- What does Keyboard produce when you press any button?
- Real time clock, RTC, provide the time and date in BCD.

BCD and ASCII Codes for

digits 0-9

Key	ASCII (hex)	_	Binary	BCD (unpacked)
0	30	0011	0000	0000	0000
1	31	0011	0001	0000	0001
2	32	0011	0010	0000	0010
3	33	0011	0011	0000	0011
4	34	0011	0100	0000	0100
5	35	0011	0101	0000	0101
6	36	0011	0110	0000	0110
7	37	0011	0111	0000	0111
8	38	0011	1000	0000	1000
9	39	0011	1001	0000	1001

Packed BCD to ASCII Conversion

RTC provides the date and the time in packed BCD

Data must be in ASCII to be displayed on a LCD

packed BCD	Unpacked BCD	ASCII
29H	02H & 09H	32H and 39H
0010 1001	0011 0010	0011 0010
	0011 1001	0011 1001

ASCII to Packed BCD Conversion

Get rid of the high nibble (3)

key	ASCII	Unpacked BCD	packed BCD
4	34	0000 0100	0100 0111
7	37	0000 0111	which is 47H

Example 5-32

Assume that register WREG has packed BCD. Write a program to convert packed BCD to two ASCII numbers and place them in in file register locations 6 and 7.

BCD_VAL EQU 0x29 L ASC EQU 0x06 EQU H ASC 0x07 MOVLW BCD_VAL ANDLW 0x0F IORLW 0x30 MOVWF L_ASC MOVLW BCD_VAL ANDLW 0xF0 SWAPF WREG,W IORLW 0x30 **MOVWF** H_ASC

Chapter 5: Summary

- We discussed arithmetic instructions for both signed and unsigned data.
- We defined the logic and compare instructions.
- The rotate and swap instructions are widely used.
- We described BCD and ASCII formats and conversions.

<u>Next:</u>

Bank Switching, Table processing, Macros and Modules



PIC Microcontroller and Embedded Systems Muhammad Ali Mazidi, Rolin McKinlay and Danny Causey

Eng. Husam Alzaq The Islamic Uni. Of Gaza



Chapter 6: Bank Switching, Table processing, Macros and Modules

PIC MICROCONTROLLER and Embedded Systems

USING ASSEMBLY AND C FOR PIC18



MUHAMMAD ALI MAZIDI ROLIN D. MCKINLAY DANNY CAUSEY

PIC Microcontroller and Embedded Systems Muhammad Ali Mazidi, Rolin McKinlay and Danny Causey, February 2007.

<u>Objective</u>

- □ List all addressing modes of PIC18 uCs
- Contrast and compare the addressing modes
- Code PIC18 instructions to manipulate a lookup table.
- Access fixed data residing in ROM space.
- Discuss how to create macros and models, and its advantages.
- Discuss how to access the entire 4kB of RAM
- List address for all 16 banks of the PIC18
- Discuss bank switching for the PIC18



- Immediate and Direct Addressing mode
- Register indirect Addressing mode
- Lookup table and table processing
- Bit addressability of data RAM
- Bank switching
- Checksum and ASCII subroutines
- Macros and models

Introduction

- Data could be in
 - A register
 - In memory
 - Provided as an immediate values

PIC18 provides 4 addressing modes

- Immediate
- Oirect
- Register indirect
- Indexed-ROM

Section 6.1: Immediate and Direct Addressing mode

- In immediate addressing mode, the operands comes after the opcode
 - MOVLW 0x25
 - SUBLW D'34'
 - ADDLW 0x86
- In direct addressing mode, the operand data is in a RAM location whose address is known and given as a part of the instruction.

Figure 6-1. MOVFF and MOVWF Direct Addressing Opcode

MOVLW 0X56 MOVWF 0X40 MOVFF 0X40,50H

File Registers

Address	00	01	02	03	04	05	06	07	08	09	OA	OB
000	00	00	00	00	00	00	00	00	00	00	00	00
010	00	00	00	00	00	00	00	00	00	00	00	00
020	00	00	00	00	00	00	00	00	00	00	00	00
030	00	00	00	00	00	00	00	00	00	00	00	00
040	56	00	00	00	00	00	00	00	00	00	00	00
050	56	00	00	00	00	00	00	00	00	00	00	00
060	00	00	00	00	00	00	00	00	00	00	00	00

Program Memory

Address	00	Π2	Π4	06	08	OA	OC	OE
000	0E56	6E4O	C040	F050	8493	6494	9683	0E45
0010	A481	D7FE	6E82	8683	9683	9094	6 A 82	8082
0020	EC23	FOOO	9082	EC23	FOOO	D7F9	6A93	6A94
0030	6A95	0E55	6E81	6E82	6E83	1E81	1E82	1E83
0040	EC23	FOOO	D7FA	OEC8	6E07	OEFA	6E08	0000
0050	0000	0608	E1FC	0607	E1F8	0012	FFFF	FFFF

Figure 6-1. MOVFF and MOVWF Direct Addressing Opcode

MOVLW 0X56 MOVWF 0X40 MOVFF 0X40,50H



- A bank accessed for operation
- A = 0, use default access bank
- A = 1, use bank pointed to by BSR (Bank Selector Register)

<u>Immediate and Direct</u> <u>Addressing mode</u>

- What is the difference between
 - INCF fileReg, W
 - INCF fileReg, F
- What is the default destination?
- What is the difference between DECFSZ and DECF?
 - Operation
 - O Branch

SFR Registers and their addresses

	Address	Symbol Name	Value
	FE8	WREG	0x56
Can be access by	F80	PORTA	0x00
	F81	PORTB	0x00
Their name	F83	PORTD	0x00
	F82	PORTC	0x00
Their address	F89	LATA	0x00
	F8A	LATB	0x00
Which is easier to	F8B	LATC	0x00
	F8C	LATD	0x00
remember?	F92	TRISA	Ox7F
	F93	TRISB	OxFF
	F94	TRISC	0x00
	F95	TRISD	OxFF
MOVWF PORIB		INDFO	ed Memory
		INDF1	ed Memory
MOVWF 0xF81	FE9	FSRO	0x0000
	FE9	FSROL	0x00
	FEA	FSROH	0x00
	FE1	FSR1L	0x00
	FE2	FSR1H	0x00

SFR Registers and their addresses

Remember

SFR addresses is started at F80h and the last location has the address FFFh

Notes

- In .lst file, you will see that the SFR names are replaced with their addresses.
- The WREG register is one of the SFR registers and has address FE8h

Section 6.2: Register indirect Addressing mode

- A register is used as a pointer to the data RAM location.
- Three 12-bit Registers are used (from 0 to FFFh)
 - FSR0
 - FSR1
 - FSR2



- Each register is associated with INDFx
- Syntax
 - \bigcirc LFSR n,data → LFSR 1,95Eh → needs 2 cycles

<u>Advantages of Register</u> indirect Addressing mode

- □ It makes accessing data dynamic
- Looping is possible to increment the address
 - Not possible in direct addressing mode
 - Example
 - · INCF FSR2L

Example 6-2

- Write a program to copy the value 55H into RAM locations 40h to 45h using
- A. Direct addressing mode
- B. Register indirect addressing mode
- C. A loop

Solution A	
MOVLW	0x55
MOVWF	0x40
MOVWF	0x41
MOVWF	0x42
MOVWF	0x43
MOVWF	0x44

Example 6-2 (cont.)

Solution B			
MOVLW	55H	Solution C	
LFSR	0,0x40	COUNT	EQU 0x10
MOVWF	INDFO	MOVLW	0x5
INCF	FSROL,F	MOVWF	COUNT
MOVWF	INDFO	LFSR	0,0x40
INCF	FSROL,F	MOVLW	0x55
MOVWF	INDFO	B1	
INCF	FSROL,F	MOVWF	INDFO
MOVWF	INDFO	INCF	FSROL,F
INCF	FSROL,F	DECF	COUNT,F
The PTC WOVWF	INDFO	BNZ	B1
Auto increment option for FSR

 Normal increment can cause problem since it increments 8-bit
INC FSROL, F
SROH FSROL

Auto increment and auto decrement solve the problem

They doesn't affect the status flag

<u>PIC18 auto</u> increment/decrement of FSRn

Instruction	Function
CLRF INDFn	After clearing fileReg pointed by FSRn, the FSRn stays the same
CLRF POSTINCn	After clearing fileReg pointed by FSRn, the FSRn is incremented (like x++)
CLRF PREINCn	The FSRn is incremented, then fileReg pointed to by FSRn is cleared (like ++x)
CLRF POSTDECn	After clearing fileReg pointed by FSRn, the FSRn is decremented (like x++)
CLRF PLUSWn	Clears fileReg pointed by FSRn + WREG, and FSRn W are unchanged

- Write a program to clear 16 RAM location starting at location 60H using Auto increment.
- Note: there are two identical mistakes in your book, pp 202. The right correction is FSR1=60H (not 40H)

Solution

COUNTREG EQU 0x10 CNTVAL EQU D'16' MOVLW CNTVAL COUNTREG MOVWF LFSR 1,0x60 **B3** CLRF POSTINC1 DECF COUNTREG,F BNZ **B3**

Write a program to copy a block of 5 bytes of data from location starting at 30H to RAM locations starting at 60H.

Solution

COUNTREG EQU 0x10 CNTVAL EQU D'5' MOVLW CNTVAL MOVWF COUNTREG LFSR 0, 0x30 1, 0x60 LFSR **B3** MOVF POSTINCO,W POSTINC1 MOVWF COUNTREG,F DECF BNZ **B3**

Assume that RAM locations 40-43H have the following hex data. Write a program to add them together and place the result in locations 06 and 07.

Address	Data
040H	7D
041H	EB
042H	C5
043H	5B

Solution

COUNTREG EQU 0x20 L_BYTE EQU 0x06 H_BYTE EQU 0x07 CNTVAL EQU 4 MOVLW CNTVAL MOVWF COUNTREG LFSR 0,0x40 **CLRF** WREG CLRF H BYTE **B**5 ADDWF POSTINCO, W BNC OVER **INCF** H_BYTE,F **OVER** DECF COUNTREG,F BNZ B5 MOVWF L BYTE 6-20

 Write a program to add the following multi-byte BCD numbers and save the result at location 60H.

12896577

+ 23647839

Address	Data
030H	77
031H	65
032H	89
033H	12
050H	39
051H	78
052H	64
053H	23

Solution

COUNTREG EQU 0x20 CNTVAL EQU D'4' MOVLW CNTVAL MOVWF COUNTRFG LFSR 0,0x30 LFSR 1,0x50 LFSR 2,0x60 BCF STATUS,C **B3MOVF** POSTINCO,W **ADDWFC** POSTINC1,W DAW MOVWF POSTINC2 DECF COUNTREG,F BNZ **B3**

Section 6.3: Lookup table and table processing

- Beside instructions, ROM has enough space to store fixed data
- DB directive, which means Define Byte, is widely used to allocate ROM program memory in bytesized chunks
- Use single quotes (´) for a single character or double quotes (``) for a string
 - Org 0x500
 - O DATA1 DB 0x39
 - DATA2 DB `z'
 - DATA3 DB "Hello All"
- ROM address must be even

Reading table elements in PIC18

- Program conter is 21-bit, which is used to point to any location in ROM space.
- How to fetch data from the code space?
 - Known as a table processing: register indirect ROM addressing mode.
 - There are table read and table write instructions

Reading table elements in PIC18

To read the fixed data byte

- We need an address pointer: TBLPTR
 - Points to data to be fetched
 - 21 bits as the program counter!!
 - Divided into 3 registers: TBLPTRL, TBLPTRH, TBLPTRU (all parts of SFR)
 - Is there any instruction to load 21 bits (as LFSR)?
- A register to store the read byte
 - TBLLAT: keeps the data byte once it is fetched into the CPU

Auto increment option for TBLPTR

Can you use the following instruction
INCF TBLPTRL, f

- Cause Problem
- Example: Assume that ROM space starting at 250H contains "Embedded System", write a program to send all characters to PORTB one byte at a time

TBLRD*	Table Read	After Read, TBLPRTR stays the sam
TBLRD*+	Table Read with Post-inc	Reads and inc. TBLPTR
TBLRD*-	Table Read with Post-dec	Reads and dec TBLPTR
TBLRD+*	Table Read with pret-inc	Increments TBLPTR and then reads

Example 6.10a

RCOUNT EQU 0x20 CNTVAL EQU 0x0F **ORG 0000H MOVLW** 0x50 **MOVWF** TBLPTRL **MOVLW** 0x02 MOVWF TBLPTRH MOVLW CNTVAL **MOVWF** RCOUNT **CLRF** TRISB

B6 TBLRD* MOVFF TABLAT, PORTB **INCF** TBLPTRL,F **DECF** RCOUNT,F BNZ B6 HERE GOTO HERE **ORG** 0x250 MYDATA DB "Embedded System"

END

Program Memory

Address	00	02	04	06	08	OA	OC	OE	ASCII	^
01A0	FFFF									
01B0	FFFF									
01CO	FFFF									
01D0	FFFF									
01E0	FFFF									
O1FO	FFFF									
0200	FFFF									
0210	FFFF									
0220	FFFF									
0230	FFFF									
0240	FFFF									
0250	6D45	6562	6464	6465	5320	7379	6574	006D	Embedded System.	
0260	FFFF									
0270	FFFF									
0280	FFFF									
0290	FFFF									

Why don't you see the "Embedded System"

Program Memory



- 1125					E
	Line	Address	Opcode	Label	Disassembly
	291	0244	FFFF		NOP
	292	0246	FFFF		NOP
	293	0248	FFFF		NOP
	294	024A	FFFF		NOP
	295	024C	FFFF		NOP
	296	024E	FFFF		NOP
B	297	0250	6D45	MYDATA	NEGF Ox45, BANKED
	298	0252	6562		CPFSGT Ox62, BANKED
	299	0254	6464		CPFSGT Ox64, ACCESS
	300	0256	6465		CPFSGT Ox65, ACCESS
	301	0258	5320		MOVF RCOUNT, F, BANKED
	302	025A	7379		BTG Ox79, Ox1, BANKED
	303	025C	6574		CPFSGT Ox74, BANKED
	304	025E	006D		
	305	0260	FFFF		NOP

Example 6.10b

ORG 0000H MOVLW 0x50 MOVWF TBLPTRL **MOVLW** 0x02 MOVWF TBLPTRH **CLRF** TRISB **B7** TBLRD* **MOVF** TABLAT, W **BZ EXIT MOVWF** PORTB

INCF TBLPTRL,F BRA B7 EXIT GOTO EXIT

ORG 0x250 MYDATA DB " Embedded System",0 END

Example 6.11: Auto increment

ORG 0000H MOVLW 0x50 **MOVWF** TBLPTRL **MOVLW** 0x02 **MOVWF** TBLPTRH **CLRF** TRISB **B7** TBLRD*+ MOVF TABLAT,W **BZ EXIT MOVWF** PORTB BRA B7 EXIT GOTO EXIT

ORG 0x250 MYDATA DB " Embedded System",0 END



Look-Up table and RETLW

- Used to access elements of a frequently used with minimum operations
- □ Example: x²
- We can use a look-up table instead of calculating the values WHY?
- We need to a fixed value to the PCL to index into the look-up table
- RETLW (Return Literal to W) will provide the desired look-up table element in WREG

- Write a program to get the x valuefrom PORT B and send x² to port C.
- Use look-up table instead of a mutliply instruction.
- Use PB3-PB0

ORG 0 SETF TRISB CLRF TRISC **B1 MOVF** PORTB,W ANDLW 0x0F CALL XSQR_TABLE **MOVWF** PORTC The PIC NCS B1

XSQR_TABLE MULLW 0x2 **MOVFF** PRODL, WREG ADDWF PCL RETLW D'0' **RETLW** D'1' **RETLW** D'4' **RETLW** D'9' RETLW D'16' **RETLW** D'25' **RETLW** D'36' **RETLW** D'49' RETLW D'64' **RETLW** D'81' END

Program	Memo	ry							
Address	00	02	04	06	08	OA	OC	OE	ASCII 📐
0000	6893	6A94	5081	OBOF	EC08	F000	6E82	D7FA	.h.j.P
0010	ODO2	CFF3	FFE8	26F9	0C00	0C01	0C04	0C09	
0020	OC10	OC19	OC24	OC31	OC40	OC51	FFFF	FFFF	\$.1. 0.Q.
0030	FFFF	FFFF	FFFF	FFFF	FFFF	FFFF	FFFF	FFFF	
0040	FFFF	FFFF	FFFF	FFFF	FFFF	FFFF	FFFF	FFFF	
0050	FFFF	FFFF	FFFF	FFFF	FFFF	FFFF	FFFF	FFFF	
0060	FFFF	FFFF	FFFF	FFFF	FFFF	FFFF	FFFF	FFFF	
0070	FFFF	FFFF	FFFF	FFFF	FFFF	FFFF	FFFF	FFFF	
0080	FFFF	FFFF	FFFF	FFFF	FFFF	FFFF	FFFF	FFFF	
0090	FFFF	FFFF	FFFF	FFFF	FFFF	FFFF	FFFF	FFFF	
0010	ननन	न न न न	न न न न	ननन	ननन्	न न न न	न न न न	न न न न	

<u>Accessing a look-up table in</u> <u>RAM</u>

- Store data in a continue location
- Using FSR as a pointer and the working register as an index
- □ For example:
 - MOVFF PLUS2 , PortD
 - Will copy data from location pointed by FSR2+WREG into PortD

Example 6-15: X²

ORG 0 MOVLW 0 MOVWF 40H MOVLW 1 MOVWF 41H MOVLW 4 MOVWF 42H MOVLW .9 MOVWF 43H MOVLW .16 The PIC uCs

- SETF TRISC CLRF TRISD LFSR 2,0x40
 - B1 MOVF PORTC,W ANDLW B'00000111' MOVFF PLUSW2,PORTD BRA B1 END



File Registers												X						
Address	00	01	02	03	04	05	06	07	08	09	OA	OB	OC	OD	OE	OF	ASCII	^
000	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00		
010	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00		
020	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00		
030	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00		
040	00	01	04	09	10	19	24	31	40	51	00	00	00	00	00	00	\$1 0Q	
050	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00		
060	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00		~
Hex Symbo	olic																	

|--|

	Line	Address	Opcode	Disassembly 🔼
	13	0018	0E24	MOVLW 0x24
	14	001A	6E46	MOVWF 0x46, ACCESS
	15	001C	OE31	MOVLW 0x31
	16	001E	6E47	MOVWF 0x47, ACCESS
	17	0020	0E40	MOVLW 0x40
	18	0022	6E48	MOVWF 0x48, ACCESS
_	19	0024	0E51	MOVLW 0x51
B	20	0026	6E49	MOVWF 0x49, ACCESS
	21	0028	6894	SETF Oxf94, ACCESS
•	22	002A	6A95	CLRF Oxf95, ACCESS
	23	002C	EE2O	LFSR 0x2, 0x40
	24	002E	F040	NOP
	25	0030	5082	MOVF Oxf82, W, ACCESS
	26	0032	0B07	ANDLW Ox7
	27	0034	CFDB	MOVFF Oxfdb, Oxf83
	28	0036	FF83	NOP
	29	0038	D7FB	BRA Ox30
	30	003A	FFFF	NOP
	31	003C	FFFF	NOP
	32	003E	FFFF	NOP
	33	0040	FFFF	NOP
<				
Opcode H	lex Machine	Symbolic		

6-38

- Write a program to get the x valuefrom PORT B and send x2 +2x +3 to port C.
- Use look-up table instead of a mutliply instruction.
- Use PB3-PBO

ORG 0 SETF TRISB CLRF TRISC B1 MOVF PORTB,W ANDLW 0x0F CALL XSQR_TABLE MOVWF PORTC BRA B1 XSQR_TABLE MULLW 0x2 **MOVFF** PRODL, WREG ADDWF PCL **RETLW** D'3' **RETLW** D'6' **RETLW** D'11' **RETLW** D'18' **RETLW** D'27' **RETLW** D'38' **RETLW** D'51, **RETLW** D'66' **RETLW** D'83' **RETLW** D'102' END

<u>Section 6.4: bit addressability</u> of data RAM

- One of the basic feathers of the PIC18 is the bit addressability of RAM.
 - Bit-addressable instructions
 - Use only direct addressing mode
 - Byte-addressable instructions

<u>Status Register Bit-</u> addressability

- You can access any bit of the status – register by their name.
- Examples BCF STATUS,C BTFSS STATUS, Z



<u>Section 6.5: Bank switching in</u> the PIC18

PIC18 has maximum of 4K of RAM

- Not all the space used.
- The fileReg is divided into 16 banks of 256B each
- Every PIC18 has the access bank (the first 128B of RAM + SFR)
- Most PIC18 that access the data space in RAM has the ability to access any bank through setting an optional operand, called A
- Example: MOVWF myReg, A
 - If 0 it access the default bank (default)
 - If 1, it uses the bank selection register (BSR) to select the bank

<u>Figure 6-3. Data RAM</u> <u>Registers</u>



The BSR register and bank switching

□ It is 8-bit register

 \bigcirc 4 bits are used \rightarrow 16 banks

○ Banks O (from OO to FF)

Sanks 1 (from 100 to 1FF)

○ Banks 2 (from 200 to 2FF)

O

Banks F (from FOO to FFF) (includes SFR)

Upon power-on reset, BSR is equal to 0 (default value)



- Note 1: The Access RAM bit of the instruction can be used to force an override of the selected bank (BSR<3:0>) to the registers of the Access Bank.
 - 2: The MOVFF instruction embeds the entire 12-bit address in the instruction.

<u>A Bit in the Instruction Field</u> for INCF F, D, A MYREGEQU 0x

- Two things must be done
- 1. Load BSR with desired bank
- 2. Make A = 1 in the instruction itself.

MYREG EQU 0x40 MOVLB 0x2 **MOVLW** 0 MOVWF MYREG,1 **INCF** MYREG, F, 1 **INCF** MYREG, F, 1 **INCF** MYREG, F, 1



- D = F, destination is fileReg
- D = W, destination is WREG
- A = 0, use default access bank
- A = 1, use bank pointed to by

BSR (Bank Selector Register)

- Write a program to copy the value 55H into RAM locations 340h to 345h using
- A. Direct addressing mode
- B. A loop

Solution (A)

MOVLB 0x3 **MOVLW** 0x55 **MOVWF** 0x40, 1 **MOVWF** 0x41, 1 **MOVWF** 0x42, 1 **MOVWF** 0x43, 1 **MOVWF** 0x44, 1 **MOVWF** 0x44, 1

- Write a program to copy the value 55H into RAM locations 340h to 345h using
- A. Direct addressing mode
- B. A loop

Solution (B)

COUNT EQU 0x10 Mistake MOVLB 0x3 · • • in your ~extboo MOVLW 0x6 **MOVWF** COUNT LFSR 0,0x340 **MOVLW** 0x55 **B1 MOVWF** INDF0,0 INCF **FSROL** DECF COUNT,F,O BNZ **B1**

<u>Section 6.6: Checksum and</u> <u>ASCII subroutines</u>

- To ensure the integrity of ROM contents, every system must perform a checksum calculation.
 - Corruption (caused by current surge)
- To calculate the checksum byte
 - 1. Add the bytes and drop the carries
 - 2. Take the 2's complement of the total sum
- To perform the checksum operation
 - 1. Add all bytes, including the checksum byte
 - 2. The result must be zero, else error



Find the checksum byte

- 25H
- + 62H
- + 3FH
- <u>+ 52H</u>

118H (Drop the carry bit)

The 2's comp. is E8

Perform the checksum 25H + 62H + 3FH + 52H + E8H 200 (Drop the carry)



If the second byte 62H has been changed into 22H. Show how the checksum method detects the error.

25H

- + 22H
- + 3FH
- + 52H
- <u>+ E8H</u>

1COH (Drop the carry bit)
<u>Section 6.6:</u> <u>Checksum</u>

- AM_ADDR EQU 40H
- COUNTREG EQU 0x20
- CNTVAL EQU 4
- CNTVAL1 EQU 5
 - ORG
 - CALL COPY_DATA

()

- CALL CAL_CHKSUM
- CALL TEST_CHKSUM BRA \$

Calculating and Testing Checksum byte

ORG 0x500 MYBYTE DB 0x25, 0x62, 0x3F, 0x52, 0x00 END



COPY DATA **MOVLW** low(MYBYTE) MOVWF TBLPTRL **MOVLW** high(MYBYTE) MOVWF JBLPTRH **MOVLW** upper(MYBYTE) MOVWF TBLPRTRU 0, RAM_ADDR LFSR TBLRD*+ **C1** MOVF TABLAT,W **BZ EXIT** MOVWF POSTINCO **C1** BRA EXIT RETURN

		TEST_CHKS	UM
		MOVLW	CNTVAL1
		MOVWF	COUNTREG
		CLRF	TRISB
CAL_CHKSUA	٨	LFSR	0,RAM_ADDR
MOVLW	CNTVAL	CLRF	WREG
MOVWF	COUNTREG	C3 ADDWF	POSTINCO,W
LFSR	0,RAM_ADDR	DECF	COUNTREG,F
CLRF	WREG	BNZ	C 3
C2 ADDWF	POSTINCO,W	XORLW	0x0
DECF	COUNTREG,F	BZ <u>6</u> 1	
BNZ	C2	MOVLW	'B'
XORLW	0×FF	MOVWF	PORTB
ADDLW	1	RETURN	
MOVWF	POSTINCO	G_1 MOV	LW 'G'
RETURN		MOVWF	PORTB
		RETURN	

<u>Section 6.7: Macros and</u> <u>models</u>

- Dividing a program into several models allows us to use models in other application.
 - Reduce time
 - Reduce of errors

FNDM

- Increase the code size every time it invoked
- MACRO Syntax
- Name MACRO dummy1, dummy2 ...



niaue



Write a delay macro and a MOVLF macro.

#include P18F458.INC NOEXPAND **DELAY_1 MACRO** V1, TREG LOCAL BACK **MOVLW** V1 **MOVWF** TREG Local NOP BACK decleration NOP NOP NOP DECF TREG,F BACK BNZ 6-56

Example, cont.

MOVLF MACRO K, MYREG MOVLW K MOVWF MYREG ENDM

ORG 0 CLRF TRISB OVER MOVLF 0x55,PORTB **DELAY_1** 0x200,0x10 MOVLF OXAA, PORTB **DELAY 1** 0x200,0x10 BRA **OVER** 57-6 ENIN

Figure 6-11. List File with **NOEXPAND** Option for Program 6-4

		00001 00002 00003	;Prog	ram 6-4:t #include NOEXPAND	oggi P18	ling Port B 3F458.INC	using	g macro)3
		00004	MOVLF	MACRO K,	MY:	REG	CO I.	LIEKEG	Macro
		00006		MOVLW	к				
		00007		MOVWF	MYRI	EG			
		00008		ENDM					
		00009							
		00010	;				-time	delay	macro
		00011	DELAY	1 MACRO	V1,	TREG			
		00012	_	LOCAL		BACK			
		00013		MOVLW		V1			
		00014		MOVWF		TREG			
		00015	BACK	NOP					
		00016		NOP					
		00017		NOP					
		00018		NOP					
		00019		DECF		TREG,F			
		00020		BNZ		BACK			
		00021		ENDM					
		00022							
		00023	;				-progr	am sta	rts
000000		00024		ORG		0			
000000	6A93	00025		CLRF		TRISB	;Por	t B as	an output
		00026	OVER	MOVLF		Ox55,PORTB			
		00027		DELAY_1		0x200,0x10			
		00028		MOVLF		OXAA, PORTB			
		00029		DELAY_1		0x200,0x10			
00002A	D7EB	00030		BRÀ		OVER			
		00031		END					

The PIC uCs

Figure 6-12. List File with EXPAND Option for Program 6-4

00001	;Prog	cam 6-4	-4:toggling Port B using macros	
00002		#inclu	ude P18F458.INC	
00003		EXPANI	D	
00004	;		sending data to fileReg macro	
00005	MOVLF	MACRO) K, MYREG	
00006		MOVLW	I K	
00007		MOVWF	MYREG	
00008		ENDM		
00009				
00010	;		time delay macro	
00011	DELAY	1 MACE	CRO V1, TREG	
00012	-	LOCAL	BACK	
00013		MOVLU	/ V1	
00014		MOVWF	TREG	
00015	BACK	NOP		
00016		NOP		
00017		NOP		
00018		NOP		
00019		DECF	TREG, F	
00020		BNZ	BACK	
00021		ENDM		
00022				

Figure 6-12. List File with EXPAND Option for Program 6-4 (cont.)

		00023	;					-pro	gram	starts
000000		00024		ORG	0					
000000	6A93	00025		CLRF	TRISB ;Port	в	as	an	outp	ut
		00026	OVER	MOVLF	Ox55,PORTB					
000002	0E55	М		MOVLW	0x55					
000004	6E81	М		MOVWF	PORTB					
		00027	DELAY	_1 Ox20	00,0x10					
0000		М		LOCAL	BACK					
000006	OEOO	М		MOVLW	0x200					
000008	6E10	М		MOVWF	0x10					
00000A	0000	М	BACK	NOP						
00000C	0000	М		NOP						
00000E	0000	М		NOP						
000010	0000	М		NOP						
000012	0610	М		DECF	Ox10,F					
000014	E1FA	М		BNZ	BACK					
		00028		MOVLF	OxAA, PORTB					
000016	OEAA	М		MOVLW	OxAA					
000018	6E81	М		MOVWF	PORTB					
		00029	DELAY_	_1 0x20	00,0x10					
0000		М		LOCAL	BACK					
00001A	OEOO	М		MOVLW	0x200					
00001C	6E10	М		MOVWF	0x10					
00001E	0000	М	BACK	NOP						
000020	0000	М		NOP						
000022	0000	М		NOP						
000024	0000	М		NOP						
000026	0610	М		DECF	Ox10,F					
000028	E1FA	М		BNZ	BACK					
00002A	D7EB	00030		BRA	OVER					
		00031		END						

Chapter 6: Summary

<u>Next: Chapter 9</u> <u>Arithmetic, logic</u> <u>Instruction and</u> <u>programs</u>



PIC Microcontroller and Embedded Systems Muhammad Ali Mazidi, Rolin McKinlay and Danny Causey

Eng. Husam Alzaq The Islamic Uni. Of Gaza



Chapter 9: PIC18 Timer Programming in Assembly and C

PIC MICROCONTROLLER and Embedded Systems

USING ASSEMBLY AND C FOR PIC18



MUHAMMAD ALI MAZIDI ROLIN D. MCKINLAY DANNY CAUSEY

PIC Microcontroller and Embedded Systems Muhammad Ali Mazidi, Rolin McKinlay and Danny Causey, February 2007.

<u>Objective</u>

- List the Timers of PIC18 and their associated registers
- Describe the various modes of the PIC18 timers
- Program the PIC18 timers in Assembly to generate time delays
- Program the PIC18 timers in Assembly as event counters



Programming timers 0 and 1 Counter Programming

Introduction

- PIC18 has two to five timers
 - Depending on the family number
- These timers can be used as
 - Timers to generate a time delay
 - Counters to count events happening outside the uC

Section 9.1: Programming timers 0 and 1

- Every timer needs a clock pulse to tick
- Clock source can be
 - <u>Internal</u> → 1/4th of the frequency of the crystal oscillator on OSC1 and OSC2 pins (Fosc/4) is fed into timer
 - **External:** pulses are fed through one of the PIC18's pins \rightarrow Counter
- Timers are 16-bit wide
 - Can be accessed as two separate reg. (TMRxL & TMRxH)
 - Each timer has TCON (timer Control) reg.

TimerO registers and programming

TMROL & TMROH are 8-bit Reg. MOVWF TMROL MOVFF TMROL, PORTB



TOCON Reg

Determine the timer operations modes

Example

□ If TOCON= 0000 1000

o 16-bit

• No prescaler

• Rising edge

TM R00	N TOSBIT	TOCS	TOSE	PSA	TOPS2	TOPS1
TMROC	N D7	Timer0 (ON and OF	F control b	it	
TOSBIT	D6	1 = Enab 0 = Stop Timer0 8 1 = Time	le (start) Ti Timer0 i-bit/16-bit r0 is config	imer0 selector bit gured as an	: 8-bit time:	r/counter.
TOCS	D5	0 = 1ime Timer0 c	er0 is config lock source	gured as a : e select bit	lo-bit time	r/counter.
		1 = Exter 0 = Inter	mal clock f nal clock ()	from R.A4/1 Fosc/4 fron	FOCKI pin n XTAL os	cill ator)
TOSE	D4	Timer0 s	ource edge	select bit		,
PSA	D3	1 = Incre 0 = Incre Timer0 p 1 = Time 0 = Time	ment on H ment on L rescaler as r0 clock in	-to-L transi -to-H transi signment b put bypass	tion on TO ition on TO it es prescale: from presc	CKI pin CKI pin r.
TOPS2:	TOPSO D2D1	D0 = 1 mm	FimerO pres	scaler selec	tor	աստորան
	000=	= 1:2 H	Prescale val	lue (Fosc /	4/2)	
	001=	= 1:4 H	Prescale val	lue (Fosc /	4 / 4)	
	010=	=1:8 H -1:16 T	Prescale val Prescale val	lue (Fosc /	4/8) 4/16)	
	100=	= 1:32 F	Prescale val Prescale val	ue (Fosc /	4/32)	
n	101=	=1:64 H	Prescale va	lue (Fosc /	4 / 64)	
	110=	= 1:128 H	Prescale val	ue (Fosc /	4/128)	
	111=	=1:256 H	Prescale val	lue (Fosc /	4/256)	

The PIC uCs

Figure 9-2. TOCON (TimerO Control) Register

TOPS

TMROIF flag bit

Part of INTCON

					TMROIF					
TMROIF	$D2 \\ 0 = Tin \\ 1 = Tin$	Timer0 ir ner0 did n ner0 has o	nterrupt ov ot overflow verflowed (erflow flag z (FFFF to O	bit 000, or FF	to 00 in 8.	bit mode).			
The importance of TMROIF: In 16-bit mode, when TMR0H:TMR0L overflows from FFFF to 0000 this flag is raised. In 8-bit, it is raised when the timer goes from FF to 00. We monitor this flag bit before we reload the TMR0H:TMR0L registers.										
The other bits of this register are discussed in Chapter 11.										
ne PIC uCs	Figu	re 9-3 Reaist	. INTC er) has	CON (I s the T	nterrup MROIF	ot Cont F Flaa	rol			

<u>Figure 9-4. TimerO Overflow</u> <u>Flag</u>



<u>Characteristics and operations</u> of 16-bit mode

- 1. 16-bit timer, 0000 to FFFFH.
- 2. After loading TMROH and TMROL, the timer must be started.
- 3. Count up, till it reaches FFFFH, then it rolls over to 0000 and activate TMR0IF bit.
- 4. Then TMROH and TMROL must be reloaded with the original value and deactivate TMROIF bit.

<u>Steps to program TimerO in 16-</u> <u>bit mode to generate time delay</u>

- 1. Load the value into the TOCON register
- 2. Load reg. TMROH followed by reg. TMROL with initial value
- 3. Start the timer with instruction **BSF TOCON, TMROON**
- 4. Keep monitoring the timer flag (TMROIF) to see if it is raised.
- 5. Stop the timer
- 6. Clear the TMROIF flag 3

7. Go Back to step 2 The PIC uCs

<u>Figure 9-5. Timer0 16-bit Block</u> <u>Diagram</u>



Example 9-3

- A square wave of 50% duty cycle on the PORTB.5 is created
- Analyze the program



TRISB,5 BCF MOVLW 0x08 MOVWF TOCON HERE MOVLW **OxFF MOVWF** TMROH MOVLW 0xF2 MOVWF TMROL INTCON, TMROIF BCF PORTB,5 BTG TOCON, TMROON BSF AGAIN BTFSS INTCON, TMROIF AGAIN BRA TOCON, TMROON BCF иfdf RD A

HERE

Example 9-5

Calculate the frequency of the wave generated on PIN PORTB 5.

BCF TRISB,5 MOVLW 0x08 MOVWF TOCON BCF INTCON, TMROIF

MC	VLW	0×FF	1
MC	VWF	TMROH	1
MC	VLW	-D'48'	1
MC	VWF	TMROL	1
CA	L DEL	.AY	2
BTO	9 POR	RTB,5	1
BR	A HER	RE	2
DELAY			
BS	T 00	ON, TMROON	1
AGAIN			
BTFSS	INT	CON, TMROIF	48
BR	A AGA	AIN	
BCF	ТОС	ON, TMROON	1
BCF	INT	CON, TMROIF	1
RF	FURN		2

Figure 9-6. Timer Delay Calculation for XTAL = 10 MHz with No Prescaler

General formula for delay calculation T = 4/(10MHz) = 0.4 usecond

(a) in hex	(b) in decimal
(FFFF - YYXX + 1) × 0.4 µs where YYXX are the TMROH, IMROL initial values respec- tively. Notice that YYXX val- ues are in hex.	Convert YYXX values of the TMROH, TMROL register to dec- imal to get a NNNNN decimal number, then (65536 - NNNNN) × 0.4 µs

Example 9-8

Write a program to generate a square wave with a period of ms on pin PORTB.3 (XALT=10 Mhz)

 \Box T = 10 ms □ Time delay = 10ms/2 = 5 ms. □ We need 5ms/0.4us = 12500clocks □ FFFF - 30D4 +1 =CF2C TMROH = CFH ■ TMROL= 2CH

Example 9-8, Cont.

- TRISB,3 BCF
- MOVLW 0x08
- MOVWF TOCON
- HERE
 - MOVLW 0xCF
 - MOVWF TMROH
 - MOVLW 0x2C
 - MOVWF TMROL
 - INTCON, TMROIF BCF
 - CALL DELAY
 - PORTB,3 BTG
 - BRA HERE
- The PIC uCs

- TOCON, TMROON AGAIN BTFSS INTCON, TMROIF
 - AGAIN
 - TOCON, TMROON
 - RETURN

DELAY

BSF

BRA

BCF

Example 9-8, Cont.



Prescaler and generating larger delay

The size of delay depend on

- The Crystal frequency
- The timer's 16-bit register.
- The largest timer happens when TMROL=TMROH=0

Prescaler option is used to duplicate the delay by dividing the clock by a factor of 2,4, 8,16, 32,64,128,256

 \odot If TOCON=0000 0101, then T = 4*64/f



Example 9-13

- Examine the following program and find the time delay in second.
- Assume that XALT
 = 10 MHz.

BCF TRISB,2 **MOVLW** 0x05 **MOVWF** TOCON HERE **MOVLW** 0x01 **MOVWF** TMROH **MOVLW** 0x08 **MOVWF** TMROL BCF INTCON, TMROIF DELAY CALL BTG PORTB,2 HERE BRA

Figure 9-7. TimerO 8-bit Block Diagram



Figure 9-8. Timer1 High and Low Registers

- Can be programmed in 16-bit mode only
- □ It has 2 bytes named as TMR1L and RMR1H
- □ It has also T1CON and TMR1IF

- The module incorporates its own low-power oscillator to provide an additional clocking option.
- Used as a low-power clock source for the microcontroller in power-managed operation.



<u>Figure 9-9. Timer1 Block</u> <u>Diagram</u>



	RD16		T1CKPS1	T1CKP30	T10SCEN	T1SYNC	TMR1CS	TMR10N
RD 16		D7	16-bit read 1 = Timeri 0 = Timeri	Vwrite ena 16-bit is 16-bit is	able bit accessibl accessibl	e in one 1 e in two 8	6-bit oper 3-bit opera	ration. ations.
		D6	Not used					
тіскі	PS2:T1C	CKPSO	D5 D4 Ti $0 \ 0 = 1:1$ $0 \ 1 = 1:2$ $1 \ 0 = 1:4$ $1 \ 1 = 1:8$	mer1 pres Pres Pres Pres Pres	caler selec cale value cale value cale value cale value	ctor e e e		
T1080	CEN	D3	Timer1 os 1 = Timer1 0 = Timer1	cillator en Loscillato Loscillato	able bit r is enable r is shutoi	ed. ff		
TISYN	٩C	D2	Timer1 syr counter mo If TMR1C	n chronizat ode to syn S = 0 this	ion (used chronize bit is not	only whe external c used.	n TMR1(lock inpu	CS = 1 for t)
TMR1	CS	Di	Timer1 clo 1 = Extern 0 = Interna	ock source al clock fi al clock (F	select bit rom pin R Josc/4 from	.C0/T1CK m XTAL)	I	
TMR1	ON	DO	Timer1 Of 1 = Enable	V and OFI e (start) Ti	F control b mer 1	oit		9-25

Figure 9-10. T1CON (Timer 1 Control) Register

Figure 9-11. PIR1 (Interrupt Control Register 1) Contains the TMR1IF Flag

						TMR1IF
--	--	--	--	--	--	--------

TMRIIF D1 Timer1 Interrupt overflow flag bit

- 0 = Timer1 did not overflow
- 1 = Timer1 has overflowed (FFFF to 0000).
- **The importance of TMR11F:** When TMR1H:TMR1L overflows from FFFF to 0000, this flag is raised. We monitor this flag bit before we reload the TMR1H:TMR1L registers.

The other bits of this register are discussed in Chapter 11.
<u>SECTION 9.2: Counter</u> Programming

- Used to counts event outside the PIC
 - Increments the TMROH and TMROL registers
- TOCS in TOCON reg. determines the clock source,
 - If TOCS = 1, the timer is used as a counter
 - Counts up as pulses are fed from pin RA4 (TOCKI)
 - What does TOCON=0110 1000 mean?
- If TMR1CS=1, the timer 1 counts up as clock pulses are fed into pin RCO



Assuming that clock pulses are fed into pin TOCK1, write a program for counter 0 in 8bit mode to count the pulses and display the state of the TMROL count on PORTB.

BSF TRISA, RA **CLRF** TRISB MOVLW **0x68** MOVWF TOCON MOVLW HERE 0x0MOVWF TMROL BCF INTCON, TMROIF BSF TOCON, TMROON AGAIN MOVFF TMROL, PORT **BTFSS** INTCON, TMROIF AGAIN BRA TOCON, TMROON BCF **GOTO HERE** 9-29

- Assume that a 1 Hz frequency pulse is connected to input for TimerO(TOCKI)
- Write a program to display counter O on PORTB, C and D in decimal.
- Ser the initial value of TMROL to -60.

NUME **EQU** 0x00 **EQU** 0x20 QU RMND L **EQU** 0x30 **EQU** 0x31 RMND M **EQU** 0x32 RMND H MYDEN **EQU** D'10' TRISA, RA4 BSF **MOVLW** 0x68 **MOVWF** TOCON HERE MOVLW 0x0**MOVWF** TMROL BCF INTCON, TMR01 **BSF** TOCON, TMR

The PIC uCs

MOVF AGAIN TMROL,W CALL BIN_ASC_CON BTFSS INTCON, TMROIF AGAIN BRA BCFTOCON, TMROON HERE GOTO

The PIC uCs

BIN_ASC_CON PORTB, WREG MOVFF MOVWF NUME MOVLW MYDEN **CLRF**QU INCF QU D 1 NUME SUBWF BC D_1 ADDWF NUME DECF QU MOVFF NUME, RMND_L QU,NUME MOVFF **CLRF**QU QU INCF D_2 SUBWF NUM BC **D_2** ADDWF NUM QU DECF NUME, RMND_M MOVFF MOVFF QU,RMND_H RETURN

9-31

Assuming that clock pulses are fed into pin TOCKI and a buzzer is connected to pin PORTB.1 write a program for counter0 in 8-bit mode to sound the buzzer every 100 pulses

The PIC uCs

BCF TRISB,1 TRISA,4 BSF MOVLW 0x68 MOVWF TOCON -D'100' MOVLW MOVWF TMROL INTCON, TMROIF BCF TOCON, TMROON BSF AGAIN BTFSS INTCON, TMROIF AGAIN BRA BCFTOCON, TMROON **OVER BTG** PORTB,1 DELAY CALL **OVER** GOTO 9-32

- Assume that a 1 Hz frequency pulse is connected to input for Timer1(RCO)
- Write a program to display the counter values on PORTB and D in decimal.
- Initial value=0
- 16-bit and no Prescaler

BSF TRISC, RCO CLRF TRISB CLRF TRISD **MOVLW** 0x02 **MOVWF** T1CON MOVLW HERE 0x0**MOVWF** TMR1H MOVLW 0x0 **MOVWF** TMR1L PIR1, TMR11F BCF T1CON, TMR10N BSF



AGAIN MOVFF TMR1H,PORTD MOVFF TMR1L,PORTB BTFSS PIR1,TMR1IF BRA AGAIN BCF PIR1,TMR10N GOTO HERE

Chapter 9: Summary

<u>Next: Chapter 10</u> <u>PIC18 Serial Port</u> <u>Programming in</u> <u>Assembly and C</u>

- The PIC18 can have up to four or more timers/counters. Depending on the family member
- **Timers**: Generate Time Delays (using Crystal)
- **Counters**: Event counter (using Pulse outside)
- Timers are accessed as two 8-bit registers, TMRLx and TMRHx
- □ Can be used either 8-bit or 16-bit
- Each timer has its own Timer Control register



PIC Microcontroller and Embedded Systems Muhammad Ali Mazidi, Rolin McKinlay and Danny Causey

Eng. Husam Alzaq The Islamic Uni. Of Gaza



The PIC uCs

Chapter 10: PIC18 Serial Port Programming in Assembly.



PIC MICROCONTROLLER and Embedded Systems

USING ASSEMBLY AND C FOR PIC18



MUHAMMAD ALI MAZIDI ROLIN D. MCKINLAY DANNY CAUSEY

PIC Microcontroller and Embedded Systems Muhammad Ali Mazidi, Rolin McKinlay and Danny Causey, February 2007.

The PIC uCs

<u>Objective</u>

- Explain serial communication protocol
- Describe data transfer rate and bps rate
- Interface the PIC18 with an RS232 connector
- Describe the main registers used by serial communication of the PIC18
- Program the PIC18 serial port in Assembly



Programming timers 0 and 1 Counter Programming

Introduction

Computers transfer data in two ways: Parallel and Serial.

- Parallel: Eight or more data lines, few feet only, short time
- □ Serial: Single data line, long distance
- The PIC18 has serial communication capability built into it.

Basics of Serial Communication

The byte of data must be converted to serial bits using a parallel-in-serial-out shift register



Serial versus Parallel Data Transfer

<u>Basics of Serial Communication</u> (cont'd)

The receiving end must be a serial-inparallel-out shift register and pack them into a byte.

Two methods of serial data communication: Asynchronous and Synchronous

Transfers a single byte at a time Transfers a block of data at a time

The PIC uCs

<u>Half-and Full-Duplex</u> <u>Transmission</u>



Start and Stop Bits

In the asynchronous method, each character is placed between start and stop bits (framing)



Framing ASCII 'A' (41H)

Data Transfer Rate

- Rate of data transfer: bps (bits per second)
- Another widely used terminology for bps is baud rate
- For Asynchronous serial data communication, the baud rate is generally limited to 100,000bps

RS232 Standard

- Standard for serial comm (COM port)
 - 1: -3V to -25V;
 - 0: +3V to +25V
 - Reason: for long distance wired line
- Input-output voltage are not TTL compatible
- So, we need MAX232/233 for voltage converter. Commonly known as line drivers





Connectors: Minimally, 3 wires: RxD, TxD, GND

Could have 9-pin or 25-pin







25-Pin Connector

DB-9

9-Pin Connector

RS232 Pins (cont'd)



DB-9

9-Pin Connector

IBM PC DB-9 Signals

- Pin 1 Data Carrier Detect (DCD)
- Pin 2 Received Data (RxD)
- Pin 3 Transmitted Data (TxD)
- Pin 4 Data Terminal Ready (DTR)
- Pin 5 Signal Ground (GND)
- Pin 6 Data Set Ready (/DSR)
- Pin 7 Request to Send (/RTS)
- Pin 8 Clear to Send (/CTS)
- Pin 9 Ring Indicator (RI)

PIC18 Connection to RS232



(a) Inside MAX232

(b) its Connection to the PIC18

Figure 10-6. Null Modem Connection

- Null modem is a communication method to connect two DTEs (computer, terminal, printer etc.) directly using a RS-232 serial cable.
- With a null modem connection the transmit and receive lines are crosslinked.
- Depending on the purpose, sometimes also one or more handshake lines are crosslinked.



PIC18 Connection to RS232



(a) Inside MAX232

(b) its Connection to the PIC18

PIC18 Connection to RS232 (Cont'd)



(a) Inside MAX233 PIC18

(b) Its Connection to the

The PEICUGES

<u>Section10.3: PIC18 Serial Port</u> <u>Programming in Assembly</u>



USART has both ○ Synchronous ○ Asynchronous □ 6 registers ○ SPBRG **O** TXREG **O** RCREG **O** TXSTA **O**RCSTA OPIR1

<u>SPBRG Register and Baud Rate</u> in the PIC18

The baud rate in is programmable Icaded into the SPBRG decides the baud rate Depend on crystal frequency OBR =Fosc 4*16*(X+1))

Baud Rate	SPBRG (Hex Value)
38400	3
19200	7
9600	F
4800	20
2400	40
1200	81

*For XTAL = 10MHz only!

Baud rate Formula

If Fosc = 10MHz X = (156250/Desired Baud Rate) - 1

Example:

Desired baud rate = 1200, Clock Frequency = 10MHz



- 8-bit register used for serial communication in the PIC18
- For a byte of data to be transferred via the Tx pin, it must be placed in the TXREG register first.
- The moment a byte is written into TXREG, it is fetched into a non-accessible register TSR

MOVFF PORTB, TXREG

The frame contains 10 bits



8-bit register used for serial communication in the PIC18

When the bits are received serially via the Rx pin, the PIC18 deframes them by eliminating the START and STOP bit, making a byte out of data received and then placing it in the RCREG register

MOVFF RCREG, PORTB

TXSTA (Transmit Status and Control Register)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-1	R/W-0
CSRC	TX9	TXEN ⁽¹⁾	SYNC	SENDB	BRGH	TRMT	TX9D
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	CSRC: Clock Source Select bit
	Asynchronous mode:
	Don't care.
	Synchronous mode:
	 1 = Master mode (clock generated internally from BRG) 0 = Slave mode (clock from external source)
bit 6	TX9: 9-Bit Transmit Enable bit
	1 = Selects 9-bit transmission
	o = Selects 8-bit transmission
bit 5	TXEN: Transmit Enable bit ⁽¹⁾
	1 = Transmit enabled
	o = Transmit disabled

The PEICUGES

TXSTA (Transmit Status and Control Register) (Cont'd)

bit 4	SYNC: EUSART Mode Select bit
	1 = Synchronous mode o = Asynchronous mode
bit 3	SENDB: Send Break Character bit
	<u>Asynchronous mode:</u> 1 = Send Sync Break on next transmission (cleared by hardware upon completion) o = Sync Break transmission completed
	<u>Synchronous mode:</u> Don't care.
bit 2	BRGH: High Baud Rate Select bit
	<u>Asynchronous mode:</u> 1 = High speed o = Low speed
	<u>Synchronous mode:</u> Unused in this mode.
bit 1	TRMT: Transmit Shift Register Status bit
	1 = TSR empty o = TSR full
bit 0	TX9D: 9th bit of Transmit Data
	Can be address/data bit or a parity bit.

The Note 1: SREN/CREN overrides TXEN in Sync mode.

<u>RCSTA (Receive Status and</u> <u>Control Register)</u>

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-x
SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	SPEN: Serial Port Enable bit
	1 = Serial port enabled (configures RX/DT and TX/CK pins as serial port pins)
	o = Serial port disabled (held in Reset)
bit 6	RX9: 9-Bit Receive Enable bit
	1 = Selects 9-bit reception
	o = Selects 8-bit reception
bit 5	SREN: Single Receive Enable bit
	Asynchronous mode:
	Don't care.
	Synchronous mode – Master:
	1 = Enables single receive
	o = Disables single receive
	This bit is cleared after reception is complete.
	<u>Synchronous mode – Slave:</u>
	Don't care.

The F

RCSTA (Receive Status and Control Register) (Cont'd)

bit 4	CREN: Continuous Receive Enable bit
	Asynchronous mode:
	1 = Enables receiver
	o = Disables receiver
	Synchronous mode:
	1 = Enables continuous receive until enable bit CREN is cleared (CREN overrides SREN) o = Disables continuous receive
bit 3	ADDEN: Address Detect Enable bit
	Asynchronous mode 9-bit (RX9 = 1):
	1 = Enables address detection, enables interrupt and loads the receive buffer when RSR<8> is set
	 Disables address detection, all bytes are received and ninth bit can be used as parity bit
	<u>Asynchronous mode 9-bit (RX9 = o):</u>
	Don't care.
bit 2	FERR: Framing Error bit
	1 = Framing error (can be updated by reading RCREG register and receiving next valid byte)
	o = No framing error
bit 1	OERR: Overrun Error bit
	1 = Overrun error (can be cleared by clearing bit CREN)
	o = No overrun error
bit 0	RX9D: 9th bit of Received Data
	This can be an address/data bit or a parity bit and must be calculated by user firmware.

The PEICUGEs

PIR1 (Peripheral Interrupt Request Register 1)

RCIF TXIF				
-----------	--	--	--	--

- - 1 = The TXREG (transmit buffer) register is empty.

The importance of TXIF: To transmit a byte of data, we write it into TXREG Upon writing a byte into TXREG, the TXIF flag is cleared. When the entire byte is transmitted via the TX pin, the TXIF flag bit is raised to indicate that it is ready for the next byte. So, we must monitor this flag before we write a new byte into TXREG, otherwise, we wipe out the last byte before it is transmitted.
Programming the PIC18 to Transfer Data Serially

- 1. TXSTA register = 20H: Indicating asynchronous mode with 8-bit data frame, low baud rate and transmit enabled
- 2. Set Tx pin an output (RC6)
- 3. Loaded SPBRG for baud rate
- 4. Enabled the serial port (SPEN = 1 in RCSTA)
- 5. The character byte to transmit must be written into TXREG
- 6. Keep Monitor TXIF bit
- 7. To transmit next character, go to step 5



;Write a program for the PIC18 to transfer the letter 'G' serially ;at 9600 baud continuously. Assume XTAL = 10 MHz

	MOVLW	B'00100000'
	MOVWF	TXSTA
	MOVLW	D'15'; 9600 bps
	MOVWF	SPBRG
	BCF	TRISC, TX
	BSF	RCSTA, SPEN
OVER	MOVLW	A'G'
S1	BTFSS PIR1,	TXIF
	BRA	S1
	MOVWF	TXREG
	BRA	OVER

TXSTA: Transmit Status and Control Register

The importance of the TSR register. To transfer a byte of data serially, we write it into TXREG The TSR (transmit shift register) is an internal register whose job is to get the data from the TXREG frame it with the start and stop bits, and send it out one bit at a time via the TX pin. When the last bit, which is the stop bit, is transmitted, the TRMT flag is raised to indicate that it is empty and ready for the next byte. When TSR fetches the data from TXREG, it clears the TRMT flag to indicate it is full. Notice that TSR is a parallel-in-serial-out shift register and is not accessible to the programmer. We can only write to TXREG Whenever the TSR is empty, it gets its data from TXREG and clears the TXREG register immediately, so it does not send out the same data twice.

<u>Programming the PIC18 to</u> <u>Receive Data Serially</u>

- 1. RCSTA register = 90H: To enable the continuous receive in addition to the 8-bit data size option
- 2. The TXSTA register = 00H: To choose the low baud rate option
- 3. Loaded SPBRG for baud rate
- 4. Set Rx pin an input
- 5. Keep Monitor RCIF bit
- 6. Move RCREG into a safe place

7. To receive next character, go to step 5 The PIC uCs



;Write a program for the PIC18 to receive data serially and ;put them on PORTB. Set the baud rate at 9600, 8-bit data ;and 1 stop bit

	MOVLW	B'10010000'
	MOVWF	RCSTA
	MOVLW	D'15'
	MOVWF	SPBRG
	BSF	TRISC, RX
	CLRF	TRISB
R1	BTFSS PIR1,	RCIF
	BRA	R1
	MOVFF	RCREG, PORTB
	BRA	R1

Increasing the Baud Rate

Faster Crystal

May not be able to change crystal

TXSTA.BRGH bit

Normally used low

• Can be set high

Quadruples rate when set high

Baud Rate Error Calculation

Caused by using integer division in rate generator

 $Error = \frac{Calculated \ baud \ rate - Desired \ Baud \ Rate}{Desired \ Baud \ Rate}$ where $Calculated \ Baud \ Rate = \frac{F_{osc}}{64 \times (SPBRG + 1)}$

The PIC uCs

Transmit and Receive

□ Please see program 10-1: Page 412

Figure 10-12. Simplified USART **Transmit Block Diagram**



Chapter 10: Summary

Next: the final exam