csel4I: Introduction to Computer Architecture

Steven Swanson Hung-Wei Tseng

Today's Agenda

- What is architecture?
- Why is it important?
- At the highest level, where is architecture today? Where is it going?
- What's in this class?

What is architecture?

- How do you build a machine that computes?
 - Quickly, safely, cheaply, efficiently, in technology X, for application Y, etc.


Civilization advances by extending the number of important operations which we can perform without thinking about them. -- Alfred North Whitehead

Orientation




Orientation






Architecture begins about here.




Architecture begins about here.
















You are here



You are here




The processors go here...





Abstractions of the Physical World...



Physics/Materials

Devices

Micro-architecture

Processors

Architectures

Abstractions of the Physical World...

Physics/ Chemistry/ Material science

 $\oint H \cdot dl = I + \varepsilon \frac{d}{dt} \iint E \cdot ds$ $\oint E \cdot dl = -\mu \frac{d}{dt} \iint H \cdot ds$ $\mu \bigoplus H \cdot ds = 0$ $\varepsilon \bigoplus E \cdot ds = \iiint q_{v} dv$

Physics/Materials

Devices

cse241a/

ECE dept

Micro-architecture

This Course

	and the second se
	the second se
	ALL - ROUTER CONTRACTOR
	Contraction of the local division of the loc
	And in case of the local division of the loc
	Statistical Charge Statistical
	and the second s
	10 AP
_	
	ATTS Franking Statements
	A DECK DECK DECK DECK DECK DECK DECK DECK
	A BAR AND A PARAMETER
	A DOLLAR STOCKED
	and the second s
	And and the second of the seco
	171 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
	72.310-9
	Summer (1991) - 1992 - Conserved
Name of Concession, Name of Street, or other	The second se
	And In the Party of the Party o





Processors









Architectures

...for the Rest of the System



...for the Rest of the System

csel2l csel3l csel30 cseEverythingElse



Why study architecture?


- As CEs or CSs you should understand how computers work
 - Processors are the basis for everything in CS (except theory)
 - They are where the rubber meets the road.
- Performance is important
 - Faster machines make applications cheaper
 - Understanding hardware is essential to understanding how systems behave
- It's cool!
 - Microprocessors are among the most sophisticated devices manufactured by people
 - How they work (and even that they work) as reliably and as quickly as they do is amazing.
- Architecture is undergoing a revolution
 - The future is uncertain
 - Opportunities for innovation abound.


Performance and You!

• Live Demo

Processor are Cool!

- Chips are made of silicon
 - Aka "sand"
 - The most adundant element in the earth's crust.
 - Extremely pure (<I part per billion)
 - This is the purest stuff people make

















• Photolithography


Silicon Wafer













































Building Blocks: Transistors



No other company combines these transistor features at the 90 nm generation


Building Blocks:Wires




Combination of copper + low-k dielectric now meeting performance and manufacturing goals

State of the art CPU


- I-2 Billion xtrs
- 45nm features
- 3-4Ghz
- Several 100 designers
- >5 years
- \$3Billion fab
- 70 GFLOPS






Current state of architecture

Since 1940




Since 1940



- Plug boards -> Java
- Hand assembling -> GCC
- No OS -> Windows Vista

Since 1940




- 50,000 x speedup
- >1,000,000,000 x density (Moore's Law)

- Plug boards -> Java
- Hand assembling -> GCC
 - No OS -> Windows Vista


Flexible performance is a liquid asset

Moore's Law: Raw transistors





The Importance of Architecture


- We design smarter and smarter processors
 - Process technology gives us about 20% performance improvement per year
 - Until 2004, performance grew at about 40% per year.
- The gap is due to architecture! (and compilers)




Relative Performance










The clock speed addiction




- Clock speed is the biggest contributor to power
 - Chip manufactures (Intel, esp.) pushed clock speeds very hard in the 90s and early 2000s.
 - Doubling the clock speed increases power by 2-8x
 - Clock speed scaling is essentially finished.











- Fred Pollack, Intel Corp. Micro32 conference key note - 1999.






- Fred Pollack, Intel Corp. Micro32 conference key note - 1999.


What's Next: Brainiacs


- Hold the clock rate steady.
- Be smarter in silicon
 - More sophisticated processors
 - More clever algorithms
 - This continues to deliver about 25% per year.
 - But for how long?

What's Next: Parallelism

- This is all the rage right now
- You probably own a multi-processor, they used to be pretty exotic.
- They provide some performance, but it's hard to use.
 - There aren't that many threads
 - Remember, *flexible* performance is a liquid asset
 - Remember or look forward to csel21










Intel P4 I core


Intel Core 2 Duo 2 cores

Intel Nahalem 4 cores










SPARC TI
8 coresIntel PrototypeCell BEAMD Barcelona8 cores80 cores8 + 1 cores4 cores



Relative Performance

29

Course Staff

- Instructor: Steven Swanson
 Lectures Tues + Thurs
- TA: Hung-Wei Tseng
 - Discussion sec:Wed.
 - (but not this week)

• See the <u>course web page</u> for contact information and office hours.





What's in this Class

• Course outline

- Instruction sets
- The basics of silicon technology
- Measuring performance
- How processors work
 - Basic pipelining
 - Data and control hazards
 - Branch prediction and speculation
- The memory system
- Introduction to multiprocessors
- Weekly technology digressions
 - How various technologies actually work.

Your Tasks

- Read the text!
 - Computer Organization and Design: The Hardware/Software Interface (4th Edition) -- previous editions are not supported
 - I'm not going to cover everything in class, but you are responsible for all the assigned text.
- Come to class!
 - I will cover things not in the book. You are responsible for that too.
 - Class participation (5%)
- Homeworks throughout the course. (10%)
- Weekly quizzes on Thursdays (10%)
- One midterm. (25%)
- One cumulative final. (35%)
- One project (15%)
 - Design your own ISA!

The Link to 141L

- You do not need to take 141L along with 141, but you may need both to get your degree.
- The classes are mostly independent, except
 - The results of the project will be used in I4IL
 - You can earn extra credit by licensing your ISA groups in 141L who are not in 141

Grading

- Grading is on a 13 point scale -- F through A+
 - You will get a letter grade on each assignment
 - Your final grade is the weighted average of the assignment grades.
- An excel spreadsheet calculates your grades
 - We will post a sanitized version online once a week.
 - It will tell you exactly where you stand.
 - It specifies the curves used for each assignment etc.
- OpenOffice doesn't run it properly.


Academic Honesty

• Don't cheat.

- Cheating on a test will get you an F in the class and no option to drop, and a visit with your college dean.
- Cheating on homeworks means you don't have to turn them in any more, but you don't get points either. You will also take at least 25% penalty on the exam grades.
- Copying solutions of the internet or a solutions manual is cheating.
- Review the UCSD student handbook
- When in doubt, ask. Honest mistakes will be forgiven.

CpE 252 Computer Organization & Design

Central Processing Unit




Central Processing Unit (CPU)


- Introduction
- General Register Organization
- Stack Organization
- Instruction Formats
- Addressing Modes
- Data Transfer and Manipulation
- Program Control
- Reduced Instruction Set Computer



- Datapath
 - Storage Components; Registers & Flags
 - Processing Components; Arithmetic, Logic, Shift Unit (ALSU)
 - Transfer Components; Bus
- Control
 - Control Unit



General Register Organization - Datapath



Operation of Control Unit

- Control Unit, directs the information flow through ALU by
 - Selecting various Components in the system
 - Selecting the Function of ALU
- □ Example: $R1 \leftarrow R2 + R3$
 - ↔ SELA: BUS A ← R2
 - \leftarrow SELB: BUS B ← R3
 - OPR: ALU instruction to ADD
 - ♦ SELD: R1 ← BUS C

3 bits	3 bits	3 bits	5 bits
SELA	SEL B	SEL D	OPR
	Cor	ntrol Word	

Field Encoding Binary Code	SELA	SELB	SELD
000	Input	Input	None
001	R1	R1	R1
010	R2	R2	R2
011	R3	R3	R3
100	R4	R4	R4
101	R5	R5	R5
110	R6	R6	R6
111	R7	R7	R7



Encoding of ALU operations			
OPR	Operation	Outcome	Symbol
00000 00001 00010 00101 00110 01000 01010 01100 01110 10000 10001	Transfer Increment Add Subtract Decrement And Or Xor Complement Shift Right Shift Left	A A+1 A + B A - B A - 1 A \land B A \lor B X \oplus B A'	TSFA INCA ADD SUB DECA AND OR XOR COMA SHRA SHLA




- Example of ALU Microoperation using the 3-address format
- Unary operation like Increment Register needs a source and destination (can be the same, too)

ALU Microoperations: Example					
Microoperation	SELA	SELB	SELD	OPR	Control Word
$\begin{array}{l} R1 \leftarrow R2 - R3 \\ R4 \leftarrow R4 \land R5 \\ R6 \leftarrow R6 + 1 \\ R7 \leftarrow R1 \\ Output \leftarrow R2 \\ Output \leftarrow Input \\ R4 \leftarrow shl R4 \\ R5 \leftarrow 0 \end{array}$	R2 R4 R6 R1 R2 Input R4 R5	R3 R5 - - - - R5	R1 R6 R7 None None R4 R5	SUB OR INCA TSFA TSFA TSFA SHLA XOR	010 011 001 00101 100 101 100 01010 110 000 110 00001 001 000 111 00000 010 000 00


Register Stack Organization


- Useful in nested subroutines and nested loops control
- Efficient for arithmetic expression evaluation
- □ LIFO; only PUSH and POP operations are applicable



Memory Stack Organization

- Memory with Program, Data, and Stack Segments
- Portion of memory used as stack with a register as a stack pointer
- Check overflow & underflow
- Initially, SP is set to the end of memory (FFF)
- Stack overflows if it exceeds some limit
- Operations:








- Consider the arithmetic expressions: A + B

 - + A B Prefix or Polish notation
 - A B + Postfix or Reverse Polish notation
- Reverse Polish Notation is suitable for evaluation using stack
- Any arithmetic expression can be expressed in parenthesis-free
- Example: RPN of expression (3 * 4) + (5 * 6) is 3 4 * 5 6 * +
- Arrow stands for the top of the stack



Dr. T. Eldos



- Instruction Fields
 - OP-code; specifies the operation to be performed
 - Address; designates memory addresses or a processor registers
 - Mode; specifies the way operand or effective address is determined
- Number of address fields in the instruction format depends on the internal organization. Most common organizations are:
 - Single accumulator organization:
 - * ADD X ; $AC \leftarrow AC + M[X]$
 - Register organization:

*	ADD	R1, R2, R3	; R1 ← R2 + R3
*	ADD	R1, R2	; R1 ← R1 + R2
*	ADD	R1, X	; R1 ← R1 + M[X]

- Stack organization:
 - $* \text{ PUSH } X \qquad \qquad ; \text{TOS} \leftarrow \text{M}[X]$
 - * ADD

0-address & 1-address instructions

• 0-address, used in a stack computers; evaluate X = (A + B) * (C + D):

PUSH	А	; TOS ← A
PUSH	В	; TOS ← B
ADD		; TOS ← (A + B)
PUSH	С	; TOS ← C
PUSH	D	; TOS ← D
ADD		; TOS \leftarrow (C + D)
MUL		; TOS \leftarrow (C + D) * (A + B)
POP	Х	; M[X] ← TOS

□ 1-address, implies AC for manipulation; evaluate X = (A + B) * (C + D):

LOAD	А	; AC ← M[A]
ADD	В	; AC \leftarrow AC + M[B]
STORE	Т	; M[T] ← AC
LOAD	С	; AC ← M[C]
ADD	D	; AC \leftarrow AC + M[D]
MUL	Т	; AC \leftarrow AC * M[T]
STORE	Х	; $M[X] \leftarrow AC$



2-address & 3-address Instruction

• 2-address, evaluate X = (A + B) * (C + D)

MOV	R1, A	; R1 ← M[A]
ADD	R1, B	; R1 ← R1 + M[B]
MOV	R2, C	; R2 ← M[C]
ADD	R2, D	; R2 \leftarrow R2 + M[D]
MUL	R1, R2	; R1 ← R1 * R2
MOV	X, R1	; M[X] ← R1

• 3-address, evaluate X = (A + B) * (C + D)

ADD	R1, A, B	; R1 \leftarrow M[A] + M[B]
ADD	R2, C, D	; R2 \leftarrow M[C] + M[D]
MUL	X, R1, R2	; M[X] ← R1 * R2

 Compared to the 2-address instructions, 3-address results in short programs but instruction becomes long (many bits)



- Techniques, methods or ways by which the instruction accesses its operand
- Specifies a rule for interpreting or modifying the address field of the instruction (before the operand is actually referenced)
- Many addressing modes for flexibility and efficient use of bits
- Types are:
 - Implied
 - Immediate
 - Absolute (Direct Address)
 - Register Direct
 - Register Indirect
 - Register Indirect with Autoincrement and Autodecrement
 - Relative:
 - > PC relative
 - Index relative
 - Base relative



- Implied Mode
 - Address of operand specified implicitly in the instruction
 - No need to specify address in the instruction
 - Example: effective address of CMA is AC and that of POP is stack pointer
- Immediate Mode
 - Instead of specifying the address, operand itself is specified
 - > No need to specify address, operand itself needs to be specified
 - Sometimes, require more bits than the address
 - Fast to acquire an operand
 - > Example: LD #129, R1, source is immediate
- Register Mode
 - Address specified in the instruction is the register address
 - > Designated operand need to be in a register
 - Shorter address than the memory address
 - Saving address field in the instruction
 - Faster to acquire an operand than the memory addressing
 - > Example: MOV R1, R2, source and destinations are register direct




- Register Indirect Mode
 - Instruction specifies a register containing address of operand
 - Saving instruction bits since register address is shorter than memory address
 - > Slower to acquire an operand than both register and memory addressing
 - > Example: MOV R1, (R4), destination is memory whose address is in R4
- Register Indirect with Autoincrement/Autodecrement
 - Register based addressing is automatically adjusted by incrementing or decrementing [some processor restrict the use to ()+ and –()]
 - > Automatically adjust the pointers by adding proper offset
 - > Example: ST R1, (R4)+
- Absolute or Direct Address Mode
 - Instruction specifies directly the memory address of the operand
 - Faster than the other memory addressing modes
 - > Too many bits are needed to specify the address for a large memory space
 - Example: ST #\$12, 124400, destination is operand at address 124400



- Indirect Addressing Mode
 - * Address field specifies address to address of operand in memory
 - Abbreviated address is used to address operand using small number of bits
 - Slow to acquire an operand because of an additional memory access
 - > Example: ST R1, (124400), destination address is at address 124400
- Relative Addressing Modes
 - Address fields of an instruction specifies part of the address which can be used along with a designated register to calculate operand address
 - > Address field of the instruction is short
 - Large physical memory can be accessed with a small number of address bits
 - Example: Operand is at address formed modifying a special purpose register
 - * 3 different Relative Addressing Modes depending on register:
 - > PC Relative, effective address is PC + offset, like BRA Loop
 - Indexed
 - Base Register

Addressing Modes: Example



- Highest frequency
- Transfer data between registers and memory or input-output devices

Typical Data	a Transfer Instructions
Mnemonic	Name
LD	Load
ST	Store
MOV	Move
EX	Exchange
EXX	Exchange All
SWP	Swap
IN	Input
OUT	Output
PUSH	Push
POP	Pop

	ctions with Different Addressing Modes Assembler ConventionRegister Transfer		
Direct address Indirect address Relative address Immediate operand Index addressing Register Register indirect Autoincrement Autodecrement	LD ADR LD @ADR LD \$ADR LD #NBR LD ADR(X) LD R1 LD (R1) LD (R1)+ LD (R1)	$\begin{array}{l} AC \leftarrow M[ADR] \\ AC \leftarrow M[M[ADR]] \\ AC \leftarrow M[PC + ADR] \\ AC \leftarrow M[PC + ADR] \\ AC \leftarrow NBR \\ AC \leftarrow MBR \\ AC \leftarrow M[R1] \\ AC \leftarrow R1 \\ AC \leftarrow R1 \\ AC \leftarrow M[R1], R1 \leftarrow R1 + 1 \\ R1 \leftarrow R1 - 1, AC \leftarrow M[R1] \end{array}$	

Instruction Types: Arithmetic Operations

Some processors include FP and/or BCD arithmetic

Arithmetic Instructions Mnemonic Name		
INC	Increment	
DEC	Decrement	
ADD	Add	
SUB	Subtract	
MUL	Multiply	
DIV	Divide	
ADDC	Add with Carry	
SUBB	Subtract with Borrow	
NEG	Negate (2's Complement)	

Logical and Bit M Mnemonic	Name Mnemonic
CLR COM AND OR XOR CLRC SETC COMC EI DI	Clear Complement AND OR Exclusive-OR Clear carry CLRC Set Carry Complement Carry Enable Interrupt Disable Interrupt

Shift Instructions Mnemonic	Name Mnemonic
SHR	Logical Shift Right
SHL	Logical Shift Left
SHRA	Shift Right Arithmetic
SHLA	Shift Left Arithmetic
ROR	Rotate Right
ROL	Rotate Left
RORC	Rotate Right thru Carry
ROLC	Rotate Left thru Carry

Instruction Types: Program Control


- PC is updated in two major ways;
 - By incrementing
 - Fetch from the fall through path
 - > Skip the next instruction to the next
 - By loading
 - Jump to an address
 - Branch to an address
 - Call subroutine
 - Return to the calling part of the program

Program Control	Instructions
Mnemonic	Name
BR	Branch
JMP	Jump
SKP	Skip
CALL	Call Subroutine
RTN	Return
CMP	Compare (using SUB)
TST	Test (using AND)



Condition Codes

- The recent state of the machine is expressed in flip-flops collectively called:
 - Flags
 - Status register
 - Condition Code Register
- The S (sometimes called N) for Sign or Negative, it reflects the sign of the outcome, that is why it is a copy of the MSB of the ALU
- The Z (Zero) flag is set when all the bits of the result are 0's
- The C (Carry) and V (oVerflow) flags are meant to reflect the carry for the unsigned and signed



Simple Compare Condition Branch Condition	Tested condition	Mnemonic
Branch if Zero	Z = 1	BZ
Branch if Not Zero	Z = 0	BNZ
Branch if Carry	C = 1	BC
Branch if No Carry	C = 0	BNC
Branch if Plus	S = 0	BP
Branch if Minus	S = 1	BM
Branch if oVerflow	V = 1	BV
Branch if No oVerflow	V = 0	BNV

Arithmetic Compare Conditions

Unsigned Compare condition	ons (A - B)			
Branch Condition	Tested	Condition	Mnemonic	
Dranah if Highar	A > B	C' . Z'	DLI	
Branch if Higher		-	BHI	
Branch if Higher or Equal	$A \ge B$	C'	BHE or BNC	
Branch if Lower	A < B	C	BLO or BC	
Branch if Lower or Equal	$A \leq B$	C + Z	BLOE	
Signed Compare Conditions (A - B)				
Branch Condition	Tested	Condition	Mnemonic	
Branch if Greater Than	A > B	(N ⊕ V)' . Z'	BGT	

Branch if Greater or Equal	$A \ge B$	(N ⊕ V)'	BGE
Branch if Less Than	A < B	$(N \oplus V)$	BLT
Branch if Less or Equal	$A \leq B$	$(N \oplus V) + Z$	BLE

Signed & Unsigned Compare conditions (A - B)				
Branch Condition	Tested	Condition	Mnemonic	
Branch if Equal	A = B	Z	BEQ or BZ	
Branch if Not Equal	A ≠ B	Z'	BNE or BNZ	

Subroutine Call & Return

- Subroutine calls have flavors: Call, Jump and Branch
- Two Most Important Operations are Implied:
 - * Save Return Address (current value of PC) for proper operation
 - Locations for storing Return Address
 - > Fixed Location in the subroutine area
 - Fixed Location in memory
 - Special register within the processor
 - > Memory stack, which is the most efficient way
 - Branch to the beginning of the subroutine by placing effective address into the PC
- Stack Based Microoperations:

 - $* \mathsf{RTN} \qquad \mathsf{PC} \leftarrow \mathsf{M[SP]}$

Program Interrupt - Types

- External interrupts; initiated from external devices
 - Input-Output Device; data transfer start & stop
 - Timing Device
 - Power Failure
 - Operator; a pushbutton
- Internal interrupts (traps); caused by a running program
 - Register Check
 - Stack Overflow
 - Divide by zero
 - OP-code Violation (illegal instruction)
 - Protection Violation
- Software Interrupts; initiated by executing an instruction
 - Supervisor Call; to switch from the user mode to the supervisor mode



- Interrupts are two types:
 - * Hardware, or external interrupt, usually initiated by an external event
 - Software, or internal interrupt, due to instruction execution
- The address of the interrupt service program is determined by:
 - Hardware, requesting device send a vector
 - Software, fixed address for each type
- An interrupt procedure usually stores all the information necessary to define the state of processor rather than storing only the PC
 - The state of the processor is determined from;
 - Content of the PC
 - Content of all processor registers
 - Content of status bits
 - * Saving the state of processor depends on the architecture

Computer Architecture Trends

- The instruction set is an important aspect of computer design
- The instruction set determines how the machine language programs are constructed
- Early 80's, stuck by marginal improvement in performance through technology, directed the effort towards the organization instead
- Ideas for improving the organization included:
 - Adding Registers, to localize the variables for high speed access
 - Adding Caches, to keep data and instructions handy
 - Adding Functional units, to overlap executions
- This would have increased the performance, but not with the limited integration level of 10⁵ transistors/chip of that time
- Conventionally, control units used to eat up good deal of that, nearly 50%, but could reach 70% in some implementations
- The idea was to make the control unit less complex, taking only a fraction of that; say 5%



- Trends were then called:
 - Reduced Instruction Set Computers (RISC) &
 - Complex Instruction Set Computers (CISC)
- Both have good reasons to stay
- Differences are becoming less and less, as the number of transistors per package is no longer an issue;
 - Registers are in abundance in both
 - Cache is now in abundance in both and implemented in many levels
 - Functional units are also many in both
- To stay backwardly compatible, a new trend is now in existence;
 RISC core with CISC shell, P4 is just like that



RISC & CISC

- Instruction set size < 100
- Addressing modes < 4</p>
- Control unit logic < 10%
- Memory access is restricted to Load/Store instructions
- Fixed length instructions
- Single cycle execution
- Most of the instructions are used
- Hardwired control unit
- Highly complier dependent for efficient code
- Because of less complex control unit, it has:
 - Large number of registers > 128
 - Larger caches
 - More functional units


- Instructions set size, > 200
- Addressing modes > 8
- Control unit logic > 50%
- Memory access is allowed for data manipulation instructions
- variable length instructions
- Multiple cycle execution
- Some instructions are rarely used
- Microprogrammed control unit
- Compiler dependence is not as much
- Because of more complex control unit, it has:
 - Small number of registers < 32
 - Smaller caches
 - * Less functional units


Instruction Set Architectures: Talking to the Machine

The Architecture Question

- How do we build computer from contemporary silicon device technology that executes general-purpose programs quickly, efficiently, and at reasonable cost?
- i.e. How do we build the computer on your desk.

In the beginning...





The Difference Engine

ENIAC


Physical configuration specifies the computation

The Stored Program Computer

- The program is data
 - i.e., it is a sequence of *numbers* that machine interprets
- A very elegant idea
 - The same technologies can store and manipulate programs and data
 - Programs can manipulate programs.

The Stored Program Computer

- A very simple model
- Several questions
 - How are program represented?
 - How do we get algorithms out of our brains and into that representation?
 - How does the the computer interpret a program?




Representing Programs

- We need some basic building blocks -- call them "instructions"
- What does "execute a program" mean?
- What instructions do we need?
- What should instructions look like?
- Is it enough to just specify the instructions?
- How complex should an instruction be?

Program Execution

- This is the algorithm for a stored-program computer
 - The Program Counter (PC) is the key



Motivating Code segments

- a = b + c;
- a = b + c + d;
- a = b & c;
- a = b + 4;
- a = b (c * (d/2) 4);
- if (a) b = c;
- if (a == 4) b = c;
- while (a != 0) a--;
- $a = 0 \times DEADBEEF;$
- a = foo[4];
- foo[4] = a;
- a = foo.bar;
- a = a + b + c + d +... +z;
- a = foo(b); -- next class

What instructions do we need?

- Basic operations are a good choice.
 - Motivated by the programs people write.
 - Math: Add, subtract, multiply, bit-wise operations
 - Control: branches, jumps, and function calls.
 - Data access: Load and store.
- The exact set of operations depends on many, many things
 - Application domain, hardware trade-offs, performance, power, complexity requirements.
 - You will see these trade-offs first hand in the ISA project and in 141L.

What should instructions look like?

- They will be numbers -- i.e., strings of bits
- It is easiest if they are all the same size, say 32 bits
 - We can break up these bits into "fields" -- like members in a class or struct.
- This sets some limits
 - On the number of different instructions we can have
 - On the range of values any field of the instruction can specify

Is specifying the instructions sufficient?

- No! We also must what the instructions operate on.
- This is called the "Architectural State" of the machine.
 - Registers -- a few named data values that instructions can operate on
 - Memory -- a much larger array of bytes that is available for storing values.
 - How big is memory? 32 bits or 64 bits of addressing.
 - 64 is the standard today for desktops and larger.
 - 32 for phones and PDAs
 - Possibly fewer for embedded processors
- We also need to specify semantics of function calls
 - The "Stack Discipline," "Calling convention," or "Application binary interface (ABI)".

How complex should instructions be?


• More complexity

- More different instruction types are required.
- Increased design and verification costs
- More complex hardware.
- More difficult to use -- What's the right instruction in this context?
- Less complexity
 - Programs will require more instructions -- poor code density
 - Programs can be more difficult for humans to understand
 - In the limit, decremement-and-branch-if-negative is sufficient
 - Imagine trying to decipher programs written using just one instruction.
 - It takes many, many of these instructions to emulate simple operations.
- Today, what matters most is the compiler
 - The Machine must be able to understand program
 - A program must be able to decide which instructions to use

Big "A" Architecture

- The Architecture is a contract between the hardware and the software.
 - The hardware defines a set of operations, their semantics, and rules for their use.
 - The software agrees to follow these rules.
 - The hardware can implement those rules IN ANY WAY IT CHOOSES!
 - Directly in hardware
 - Via a software layer
 - Via a trained monkey with a pen and paper.
- This is a classic interface -- they are everywhere in computer science.
 - "Interface," "Separation of concerns," "API," "Standard,"
- For your project you are designing an Architecture -- not a processor.


From Brain to Bits




C Code

```
int i;
int sum = 0;
int j = 4;
for(i = 0; i < 10; i++) {
  sum = i * j + sum;
}
```


In the Compiler



In the Compiler



Out of the Compiler



addi	\$s0,	\$zero,	0
addi	\$s1,	\$zero,	4
addi	\$s2,	\$zero,	0

top: addi \$t0, \$zero, 10 bge \$s2, \$t0, after

body: mult \$t0, \$s1, \$s2 add \$s0, \$t0 addi \$s2, \$s2, 1 br top

after:

• • •

Assembly language

Labels in the Assembler

addi \$s0, \$zero, 0
addi \$s1, \$zero, 4
addi \$s2, \$zero, 0

top: addi \$t0, \$zero, 10 bge \$s2, \$t0, after 'after' is defined at 0x20used at 0x10The value of the immediate for the branch is 0x20-0x10 = 0x10

mult \$t0, \$s1, \$s2
add \$s0, \$t0
addi \$s2, \$s2, 1
br top
after:

'top' is defined at 0x0C used at 0x1C The value of the immediate for the branch is 0x0C-0x1C = 0xFFFF0 (i.e., -0x10)

• • •

Labels in the Assembler

0x00 addi \$s0, \$zero, 0
0x04 addi \$s1, \$zero, 4
0x08 addi \$s2, \$zero, 0

top: 0x0C addi \$t0, \$zero, 10 0x10 bge \$s2, \$t0, after

mult \$t0, \$s1, \$s2

'after' is defined at 0x20used at 0x10The value of the immediate for the branch is 0x20-0x10 = 0x10

'top' is defined at 0x0C used at 0x1C The value of the immediate for the branch is 0x0C-0x1C = 0xFFFF0 (i.e., -0x10)

```
0x20 after:
```

br

0x1C

•••

0x14 add \$s0, \$t0

0x18 addi \$s2, \$s2, 1

top

Assembly Language

• "Text section"

- Hold assembly language instructions
- In practice, there can be many of these.
- "Data section"
 - Contain definitions for static data.
 - It can contain labels as well.
- The addresses in the data section have no relation to the addresses in the data section.
- Pseudo instructions
 - Convenient shorthand for longer instruction sequences.

```
void foo() {
   static int a = 0;
   a++;
   ...
```

```
.data
foo_a:
.word 0
```

```
.text
foo:
    lda $t0, foo_a
    ld $s0, 0($t0)
    addi $s0, $s0, 1
    st $s0, 0($t0)
after:
```

• • •

```
void foo() {
   static int a = 0;
   a++;
}
```

```
.data
foo_a:
.word 0
```

```
.text
foo:
    lda $t0, foo_a
    ld $s0, 0($t0)
    addi $s0, $s0, 1
    st $s0, 0($t0)
after:
```

• • •

lda \$t0, foo_a
becomes these instructions (this is not assembly language!)
andi \$t0, \$zero, ((foo_a & 0xff00) >> 16)
sll \$t0, \$t0, 16
andi \$t0, \$t0, (foo a & 0xff)

.data

```
foo a:
                                              .word 0
    void foo() {
       static int a = 0;
                                            .text
                                            foo:
        a++;
                                              lda $t0, foo a
                                              ld $s0, 0($t0)
                                              addi $s0, $s0, 1
                                              st $s0, 0($t0)
                                            after:
lda $t0, foo a
becomes these instructions (this is not assembly language!)
andi $t0, $zero ((foo_a & 0xff00) >> 16)
sll $t0, $t0, 16
andi $t0, $t0, (foo a & 0xff)
```

The assembler computes and inserts these values.

```
.data
                                            foo a:
                                              .word 0
     void foo() {
        static int a = 0;
                                            .text
                                            foo:
        a++;
                                              lda $t0, foo a
                                              ld $s0, 0($t0)
                                              addi $s0, $s0, 1
                                              st $s0, 0($t0)
                                            after:
lda $t0, foo a
becomes these instructions (this is not assembly language!)
andi $t0, $zero ((foo_a & 0xff00) >> 16)
                                            If f \circ o is address 0 \times 0,
sll $t0, $t0, 16
andi $t0, $t0, (foo a & 0xff)
                                              where is after?
The assembler computes and inserts these values.
```

```
.data
                                            foo a:
                                              .word 0
     void foo() {
        static int a = 0;
                                            .text
                                            foo:
        a++;
                                       0x00 lda $t0, foo a
                                       0x0C ld $s0, 0($t0)
                                       0x10 addi $s0, $s0, 1
                                       0x14 st $s0, 0($t0)
                                            after:
                                       0x18...
lda $t0, foo a
becomes these instructions (this is not assembly language!)
andi $t0, $zero ((foo_a & 0xff00) >> 16)
                                           If f \circ o is address 0 \times 0,
sll $t0, $t0, 16
andi $t0, $t0, (foo a & 0xff)
                                             where is after?
The assembler computes and inserts these values.
```

ISA Alternatives

• MIPS is a 3-address, RISC ISA

- add rs, rt, rd -- 3 operands
- RISC -- reduced instruction set. Relatively small number of operation. Very regular encoding. RISC is the "right" way to build ISAs.

• 2-address


- add rI, r2 --> rI = rI + r2
- + few operands, so more bits for each.
- lots of extra copy instructions
- I-address
 - Accumulator architectures
 - add $rI \rightarrow acc = acc + rI$

Stack-based ISA


- A push-down stack holds arguments
- Some instruction manipulate the stack
 - push, pop, swap, etc.
- Most instructions operate on the contents of the stack
 - Zero-operand instructions
 - add --> tI = pop; t2 = pop; push tI + t2;
- Elegant in theory.
- Clumsy in hardware.
 - How big is the stack?
- Java byte code is a stack-based ISA
- So is the x86 floating point ISA

Stack-based ISA


- Processor state: PC, "operand stack", "Base ptr"
- Push -- Put something from memory onto the stack
- Pop -- take something off the top of the stack
- +, -, *,... -- Replace top two values with the result




- Stack-based ISA
 - Processor state: PC, "operand stack", "Base ptr"
 - Push -- Put something from memory onto the stack
 - Pop -- take something off the top of the stack
 - +, -, *,... -- Replace top two values with the result



- Stack-based ISA
 - Processor state: PC, "operand stack", "Base ptr"
 - Push -- Put something from memory onto the stack
 - Pop -- take something off the top of the stack
 - +, -, *,... -- Replace top two values with the result




- Stack-based ISA
 - Processor state: PC, "operand stack", "Base ptr"
 - Push -- Put something from memory onto the stack
 - Pop -- take something off the top of the stack
 - +, -, *,... -- Replace top two values with the result




Stack-based ISA

- Processor state: PC, "operand stack", "Base ptr"
- Push -- Put something from memory onto the stack
- Pop -- take something off the top of the stack
- +, -, *,... -- Replace top two values with the result




- Stack-based ISA
 - Processor state: PC, "operand stack", "Base ptr"
 - Push -- Put something from memory onto the stack
 - Pop -- take something off the top of the stack
 - +, -, *,... -- Replace top two values with the result




Stack-based ISA

- Processor state: PC, "operand stack", "Base ptr"
- Push -- Put something from memory onto the stack
- Pop -- take something off the top of the stack
- +, -, *,... -- Replace top two values with the result




- Stack-based ISA
 - Processor state: PC, "operand stack", "Base ptr"
 - Push -- Put something from memory onto the stack
 - Pop -- take something off the top of the stack
 - +, -, *,... -- Replace top two values with the result




Stack-based ISA

- Processor state: PC, "operand stack", "Base ptr"
- Push -- Put something from memory onto the stack
- Pop -- take something off the top of the stack
- +, -, *,... -- Replace top two values with the result




- Stack-based ISA
 - Processor state: PC, "operand stack", "Base ptr"
 - Push -- Put something from memory onto the stack
 - Pop -- take something off the top of the stack
 - +, -, *,... -- Replace top two values with the result




Stack-based ISA

- Processor state: PC, "operand stack", "Base ptr"
- Push -- Put something from memory onto the stack
- Pop -- take something off the top of the stack
- +, -, *,... -- Replace top two values with the result




- Stack-based ISA
 - Processor state: PC, "operand stack", "Base ptr"
 - Push -- Put something from memory onto the stack
 - Pop -- take something off the top of the stack
 - +, -, *,... -- Replace top two values with the result




Stack-based ISA

- Processor state: PC, "operand stack", "Base ptr"
- Push -- Put something from memory onto the stack
- Pop -- take something off the top of the stack
- +, -, *,... -- Replace top two values with the result
- Store -- Store the top of the stack




Stack-based ISA

- Processor state: PC, "operand stack", "Base ptr"
- Push -- Put something from memory onto the stack
- Pop -- take something off the top of the stack
- +, -, *,... -- Replace top two values with the result
- Store -- Store the top of the stack




· Stack-based ISA

- Processor state: PC, "operand stack", "Base ptr"
- Push -- Put something from memory onto the stack
- Pop -- take something off the top of the stack
- +, -, *,... -- Replace top two values with the result




- Stack-based ISA
 - Processor state: PC, "operand stack", "Base ptr"
 - Push -- Put something from memory onto the stack
 - Pop -- take something off the top of the stack
 - -+, -, *,... -- Replace top two values with the result




Stack-based ISA

- Processor state: PC, "operand stack", "Base ptr"
- Push -- Put something from memory onto the stack
- Pop -- take something off the top of the stack
- +, -, *,... -- Replace top two values with the result
- Store -- Store the top of the stack



Stack-based ISA

- Processor state: PC, "operand stack", "Base ptr"
- Push -- Put something from memory onto the stack
- Pop -- take something off the top of the stack
- +, -, *,... -- Replace top two values with the result
- Store -- Store the top of the stack



Supporting Function Calls

- Functions are an essential feature of modern languages
- What does a function need?
 - Arguments.
 - Storage for local variables.
 - To return control to the the caller.
 - To execute regardless of who called it.
 - To call other functions (that call other functions...that call other functions)
- There are not instructions for this
 - It is a contract about how the function behaves
 - In particular, how it treats the resources that are shared between functions -- the registers and memory


Register Discipline

• All registers are the same, but we assign them different uses.

Name	number	use	saved?
\$zero	0	zero	n/a
\$v0-\$v1	2-3	return value	no
\$a0-\$a3	4-7	arguments	no
\$t0-\$t7	8-15	temporaries	no
\$s0-\$7	26-23	saved	yes
\$t8-\$t9	24-25	temporaries	no
\$gp	26	global ptr	yes
\$sp	29	stack ptr	yes
\$fp	30	frame ptr	yes
\$ra	31	return address	yes

Arguments

- How many arguments can function have?
 - unbounded.
 - But most functions have just a few.
- Make the common case fast
 - Put the first 4 argument in registers (\$a0-\$a3).
 - Put the rest on the "stack"




int Foo(int a, int b, int c, int d, int e) {

Storage for Local Variables

 Local variables go on the stack too.


}



int Foo(int a, int b, int c, int d, int e) {
 int bar[4];

```
36
```

Returning Control



\$ra

jr

return bar[0];

}

37

addi \$sp, \$sp, 16 // deallocate bar

// return

Saving Registers

- Some registers are preserved across function calls
 - If a function needs a value after the call, it uses one of these
 - But it must also preserve the previous contents (so it can honor its obligation to its caller)
 - Push these registers onto the stack.
 - See figure 2.12 in the text.

Evaluating Computers: Bigger, better, faster, more?

What do you want in a computer?

What do you want in a computer?

- Low latency -- one unit of work in minimum time
 - I/latency = responsiveness
- High throughput -- maximum work per time
 - High bandwidth (BW)
- Low cost
- Low power -- minimum jules per time
- Low energy -- minimum jules per work
- Reliability -- Mean time to failure (MTTF)
- Derived metrics
 - responsiveness/dollar
 - BW/\$
 - BW/Watt
 - Work/Jule
 - Energy * latency -- Energy delay product
 - MTTF/\$

Latency

- This is the simplest kind of performance
- How long does it take the computer to perform a task?
 - The task at hand depends on the situation.
- Usually measured in seconds
- Also measured in clock cycles
 - Caution: if you are comparing two different system, you must ensure that the cycle times are the same.

Measuring Latency

- Stop watch!
- System calls
 - gettimeofday()
 - System.currentTimeMillis()
- Command line
 - time <command>

Where latency matters

Application responsiveness

- Any time a person is waiting.
- GÚls
- Games
- Internet services (from the users perspective)
- "Real-time" applications
 - Tight constraints enforced by the real world
 - Anti-lock braking systems
 - Manufacturing control
 - Multi-media applications
- The cost of poor latency
 - If you are selling computer time, latency is money.

Latency and Performance

- By definition:
- Performance = I/Latency
- If Performance(X) > Performance(Y), X is faster.
- If Perf(X)/Perf(Y) = S, X is S times faster than Y.
- Equivalently: Latency(Y)/Latency(X) = S
- When we need to talk about specifically about other kinds of "performance" we must be more specific.

The Performance Equation

- We would like to model how architecture impacts performance (latency)
- This means we need to quantify performance in terms of architectural parameters.
 - Instructions -- this is the basic unit of work for a processor
 - Cycle time -- these two give us a notion of time.
 - Cycles
- The first fundamental theorem of computer architecture:

Latency = Instructions * Cycles/Instruction * Seconds/Cycle

The Performance Equation

Latency = Instructions * Cycles/Instruction * Seconds/Cycle

- The units work out! Remember your dimensional analysis!
- Cycles/Instruction == CPI
- Seconds/Cycle == I/hz
- Example:
 - IGHz clock
 - I billion instructions
 - CPI = 4
 - What is the latency?

Examples

Latency = Instructions * Cycles/Instruction * Seconds/Cycle

- gcc runs in 100 sec on a 1 GHz machine
 - How many cycles does it take?

100G cycles

• gcc runs in 75 sec on a 600 MHz machine

– How many cycles does it take?

45G cycles

How can this be?

Latency = Instructions * Cycles/Instruction * Seconds/Cycle

- Different Instruction count?
 - Different ISAs ?
 - Different compilers ?
- Different CPI?
 - underlying machine implementation
 - Microarchitecture
- Different cycle time?
 - New process technology
 - Microarchitecture

Computing Average CPI

- Instruction execution time depends on instruction time (we'll get into why this is so later on)
 - Integer +, -, <<, |, & -- | cycle
 - Integer *, /, -- 5-10 cycles
 - Floating point +, -- 3-4 cycles
 - Floating point *, /, sqrt() -- 10-30 cycles
 - Loads/stores -- variable
 - All theses values depend on the particular implementation, not the ISA
- Total CPI depends on the workload's Instruction mix
 - -- how many of each type of instruction executes
 - What program is running?
 - How was it compiled?

The Compiler's Role

• Compilers affect CPI...

- Wise instruction selection
 - "Strength reduction": x*2n -> x << n
 - Use registers to eliminate loads and stores
- More compact code -> less waiting for instructions
- ...and instruction count
 - Common sub-expression elimination
 - Use registers to eliminate loads and stores

Stupid Compiler

Туре	CPI	Static #	dyn #
mem	5	6	42
int	1	3	30
br	1	2	20
Total	2.8	11	92

sw = 0(\$sp), \$0 #sum = 0sw 4(\$sp), \$0 #i = 0loop: lw \$1, 4(\$sp) sub \$3, \$1, 10 beg \$3, \$0, end lw \$2, 0(\$sp) add \$2, \$2, \$1 st 0(\$sp), \$2 addi \$1, \$1, 1 st 4(\$sp), \$1 b loop

(5*42 + 1*30 + 1*20)/92 = 2.8

end:

Smart Compiler

Туре	CPI	Static #	dyn #
mem	5	1	1
int	1	5	32
br	1	2	20
Total	1.01	8	53

add \$1, \$0, \$0 # i add \$2, \$0, \$0 # sum loop: sub \$3, \$1, 10 beq \$3, \$0, end add \$2, \$2, \$1 addi \$1, \$1, 1 b loop end: sw 0(\$sp), \$2

(5*1 + 1*32 + 1*20)/53 = 2.8

Live demo

Program inputs affect CPI too!

```
int rand[1000] = {random 0s and 1s }
for(i=0;i<1000;i++)
    if(rand[i]) sum -= i;
    else sum *= i;
int ones[1000] = {1, 1, ...}
for(i=0;i<1000;i++)
    if(ones[i]) sum -= i;
    else sum *= i;</pre>
```

- Data-dependent computation
- Data-dependent micro-architectural behavior –Processors are faster when the computation is predictable (more later)

Live demo

Making Meaningful Comparisons

Latency = Instructions * Cycles/Instruction * Seconds/Cycle

- Meaningful CPI exists only:
 - For a particular program with a particular compiler
 -with a particular input.
- You MUST consider all 3 to get accurate latency estimations or machine speed comparisons
 - Instruction Set
 - Compiler
 - Implementation of Instruction Set (386 vs Pentium)
 - Processor Freq (600 Mhz vs I GHz)
 - Same high level program with same input
- "wall clock" measurements are always comparable.
 - If the workloads (app + inputs) are the same

The Performance Equation

Latency = Instructions * Cycles/Instruction * Seconds/Cycle

- Clock rate =
- Instruction count =
- Latency =
- Find the CPI!

Today

- DRAM
- Quiz I recap
- HW I recap
- Questions about ISAs
- More about the project?
- Amdahl's law

Key Points

- Amdahl's law and how to apply it in a variety of situations
- It's role in guiding optimization of a system
- It's role in determining the impact of localized changes on the entire system

Limits on Speedup: Amdahl's Law

- "The fundamental theorem of performance optimization"
- Coined by Gene Amdahl (one of the designers of the IBM 360)
- Optimizations do not (generally) uniformly affect the entire program
 - The more widely applicable a technique is, the more valuable it is
 - Conversely, limited applicability can (drastically) reduce the impact of an optimization.

Always heed Amdahl's Law!!! It is central to many many optimization problems




SuperJPEG-O-Rama2000 ISA extensions


–Speeds up JPEG decode by 10x!!!–Act now! While Supplies Last!

** Increases processor cost by 45%

- SuperJPEG-O-Rama2000 in the wild
- PictoBench spends 33% of it's time doing JPEG decode
- How much does JOR2k help?




- SuperJPEG-O-Rama2000 in the wild
- PictoBench spends 33% of it's time doing JPEG decode
- How much does JOR2k help?




Performance: 30/21 = 1.4x Speedup != 10x

- SuperJPEG-O-Rama2000 in the wild
- PictoBench spends 33% of it's time doing JPEG decode
- How much does JOR2k help?



Performance: 30/21 = 1.4x Speedup != 10x Is this worth the 45% increase in cost?

- SuperJPEG-O-Rama2000 in the wild
- PictoBench spends 33% of it's time doing JPEG decode
- How much does JOR2k help?



Amdahl's Law

- The second fundamental theorem of computer architecture.
- If we can speed up X of the program by S times
- Amdahl's Law gives the total speed up, S_{tot}

$$S_{tot} = \frac{|}{(x/S + (|-x))}$$

Amdahl's Law

- The second fundamental theorem of computer architecture.
- If we can speed up X of the program by S times
- Amdahl's Law gives the total speed up, S_{tot}

$$S_{tot} = \frac{1}{(x/S + (1-x))}$$

Sanity check:

Amdahl's Corollary #1

• Maximum possible speedup, S_{max}

S = infinity $S_{max} = 1$ (1-x)

Amdahl's Law Practice

- Protein String Matching Code
 - 200 hours to run on current machine, spends 20% of time doing integer instructions
 - -How much faster must you make the integer unit to make the code run 10 hours faster?
 - -How much faster must you make the integer unit to make the code run 50 hours faster?


A)1.1 B)1.25 C)1.75 D)1.33

E) 10.0
F) 50.0
G) 1 million times
H) Other

Amdahl's Law Practice

- Protein String Matching Code
 - -4 days ET on current machine
 - 20% of time doing integer instructions
 - 35% percent of time doing I/O
 - –Which is the better economic tradeoff?
 - Compiler optimization that reduces number of integer instructions by 25% (assume each integer inst takes the same amount of time)
 - Hardware optimization that makes I/O run 20% faster?


Amdahl's Law Applies All Over



- SSDs use 10x less power than HDs
- But they only save you ~50% overall.

Amdahl's Law in Memory

- Storage array 90% of area
- Row decoder 4%
- Column decode 2%
- Sense amps 4%
- What's the benefit of reducing bit size by 10%?
- Reducing column decoder size by 90%?



- Make the common case fast (i.e., x should be large)!
 - -Common == "most time consuming" not necessarily "most frequent"
 - -The uncommon case doesn't make much difference
 - -Be sure of what the common case is
 - -The common case changes.
- Repeat...
 - -With optimization, the common becomes uncommon and vice versa.

Common case



Common case




7x => 1.4x



7x => 1.4x 4x => 1.3x

Common case




7x => 1.4x4x => 1.3x

Common case

1.3x => 1.1x

Total = 20/10 = 2x



- In the end, there is no common case!
- Options:
 - Global optimizations (faster clock, better compiler)
 - Find something common to work on (i.e. memory latency)
 - War of attrition
 - Total redesign (You are probably well-prepared for this)

- Benefits of parallel processing
- *p* processors
- x% is *p*-way parallizable
- maximum speedup, S_{par}

$$S_{par} = \frac{1}{(x/p + (1-x))}$$

- Benefits of parallel processing
- *p* processors
- x% is p-way parallizable
- maximum speedup, S_{par}

$$S_{par} = \frac{1}{(x/p + (1-x))}$$

x is pretty small for desktop applications, even for p = 2

- Benefits of parallel processing
- *p* processors
- x% is p-way parallizable
- maximum speedup, S_{par}

$$S_{par} = \frac{1}{(x/p + (1-x))}$$

x is pretty small for desktop applications, even for p = 2
Does Intel's 80-core processor make much sense?

• Amdahl's law for latency (L)

 $L_{new} = L_{base} *1/Speedup$ $L_{new} = L_{base} *(x/S + (1-x))$ $L_{new} = (L_{base} /S)*x + ET_{base} *(1-x)$

 If you can speed up y% of the remaining (1-x), you can apply Amdahl's law recursively

$$L_{new} = (L_{base} / S_1)^* x + (S_{base}^* (1-x) / S_2^* y + L_{base}^* (1-x)^* (1-y))$$

This is how we will analyze memory system performance

Amdahl's Non-Corollary

- Amdahl's law does not bound slowdown $L_{new} = (L_{base}/S)^*x + L_{base}^*(1-x)$
- L_{new} is linear in 1/S
- Example: x = 0.01 of execution, $L_{base} = 1$
 - -S = 0.001;
 - $E_{new} = 1000*L_{base}*0.01 + L_{base}*(0.99) \sim 10*L_{base}$
 - -S = 0.00001;
 - $E_{new} = 100000*L_{base}*0.01 + L_{base}*(0.99) \sim 1000*L_{base}$
- Things can only get so fast, but they can get arbitrarily slow.

-Do not hurt the non-common case too much!

Benchmarks: Standard Candles for Performance

- It's hard to convince manufacturers to run your program (unless you're a BIG customer)
- A <u>benchmark</u> is a set of programs that are representative of a class of problems.
- To increase predictability, collections of benchmark applications, called <u>benchmark suites</u>, are popular
 - "Easy" to set up
 - Portable
 - Well-understood
 - Stand-alone
 - Standardized conditions
 - These are all things that real software is not.

Classes of benchmarks

- Microbenchmark measure one feature of system
 e.g. memory accesses or communication speed
- Kernels most compute-intensive part of applications – e.g. <u>Linpack</u> and NAS kernel b'marks (for supercomputers)
- Full application:
 - SpecInt / SpecFP (int and float) (for Unix workstations)
 - Other suites for databases, web servers, graphics,...

Bandwidth

- The amount of work (or data) per time
 - MB/s, GB/s -- network BW, disk BW, etc.
 - Frames per second -- Games, video transcoding
 - (why are games under both latency and BW?)
- Also called "throughput"

Measuring Bandwidth

- Measure how much work is done
- Measure latency
- Divide

Latency-BW Trade-offs

- Often, increasing latency for one task and increase BW for many tasks.
 - Think of waiting in line for one of 4 bank tellers
 - If the line is empty, your response time is minimized, but throughput is low because utilization is low.
 - If there is always a line, you wait longer (your latency goes up), but there is always work available for tellers.
- Much of computer performance is about scheduling work onto resources
 - Network links.
 - Memory ports.
 - Processors, functional units, etc.
 - IO channels.
 - Increasing contention for these resources generally increases throughput but hurts latency.

Stationwagon Digression

IPv6 Internet 2: 272,400 terabit-meters per second
 –585GB in 30 minutes over 30,000 Km
 –9.08 Gb/s



- Subaru outback wagon
 - Max load = 408Kg
 - 21Mpg
- MHX2 BT 300 Laptop drive
 - 300GB/Drive
 - -0.135Kg
- 906TB
- Legal speed: 75MPH (33.3 m/s)
- BW = 8.2 Gb/s
- Latency = 10 days
- 241,535 terabit-meters per second


Prius Digression

IPv6 Internet 2: 272,400 terabit-meters per second
 –585GB in 30 minutes over 30,000 Km
 –9.08 Gb/s



- My Toyota Prius
 - Max load = 374Kg
 - 44Mpg (2x power efficiency)
 - MHX2 BT 300
 - 300GB/Drive
 - -0.135Kg
- 831TB
- Legal speed: 75MPH (33.3 m/s)
- BW = 7.5 Gb/s
- Latency = 10 days
- 221,407 terabit-meters per second (139 performance hit)


A 5-Stage Pipeline



Source: H&P textbook

1

Pipeline Summary




Hazards


- Structural hazards: different instructions in different stages (or the same stage) conflicting for the same resource
- Data hazards: an instruction cannot continue because it needs a value that has not yet been generated by an earlier instruction
- Control hazard: fetch cannot continue because it does not know the outcome of an earlier branch – special case of a data hazard – separate category because they are treated in different ways

Data Hazards


- An instruction *produces* a value in a given pipeline stage
- A subsequent instruction *consumes* that value in a pipeline stage
- The consumer may have to be delayed so that the time of consumption is later than the time of production



Source: H&P textbook ⁵




Source: H&P textbook ⁶



Source: H&P textbook ⁷

Show the instruction occupying each stage in each cycle (no bypassing) if I1 is R1+R2→R3 and I2 is R3+R4→R5 and I3 is R7+R8→R9
 CYC-1 CYC-2 CYC-3 CYC-4 CYC-5 CYC-6 CYC-7 CYC-8




Show the instruction occupying each stage in each cycle (no bypassing) if I1 is R1+R2→R3 and I2 is R3+R4→R5 and I3 is R7+R8→R9
 CYC-1 CYC-2 CYC-3 CYC-4 CYC-5 CYC-6 CYC-7 CYC-8





Show the instruction occupying each stage in each cycle (with bypassing) if I1 is R1+R2→R3 and I2 is R3+R4→R5 and I3 is R3+R8→R9.
 Identify the input latch for each input operand.

CYC-1 CYC-2 CYC-3 CYC-4 CYC-5 CYC-6 CYC-7 CYC-8




Show the instruction occupying each stage in each cycle (with bypassing) if I1 is R1+R2→R3 and I2 is R3+R4→R5 and I3 is R3+R8→R9.
 Identify the input latch for each input operand.





A 7 or 9 stage pipeline




lw \$1, 8(\$2)

add \$4, \$1, \$3



Without bypassing: 4 stalls IF:IF:DE:DE:RR:AL:DM:DM:RW IF: IF :DE:DE:DE:DE:DE :DE:RR:AL:RW


With bypassing: 2 stalls IF:IF:DE:DE:RR:AL:DM:DM:RW IF: IF :DE:DE:DE:DE:RR :AL:RW



Control Hazards

- Simple techniques to handle control hazard stalls:
 - for every branch, introduce a stall cycle (note: every 6th instruction is a branch!)
 - assume the branch is not taken and start fetching the next instruction – if the branch is taken, need hardware to cancel the effect of the wrong-path instruction
 - fetch the next instruction (branch delay slot) and execute it anyway – if the instruction turns out to be on the correct path, useful work was done – if the instruction turns out to be on the wrong path, hopefully program state is not lost
 - make a smarter guess and fetch instructions from the expected target


Branch Delay Slots



Source: H&P textbook

Scheduling branch delay slot: from before

• Always improves performance




Scheduling branch delay slot: from target

- improves performance when branch is taken
- Must be ok to execute the inst if the branch is not taken

Ţ:	<pre>nd nd,r5,r6 instr add r1,r2,r3 beqz r1, L nop</pre>	
L:	<pre>instr add r1,r2,r3 beqz r1, L </pre>	

Scheduling branch delay slot: from the fall through

- improves performance when branch is not taken
- Must be ok to execute the inst if the branch is taken





Dheya Mustafa

HU Computer

cpe 252: Computer Organization


HU architecture

• Build your own computer architecture

Ask Questions:

- What is the memory model(size,address,data, Harvard or Princeton)
- What is the instruction size; fixed or variable
- What addressing modes we support, RISC,CISC
- What are the instructions formats, stack, accumelator two operand, one operand
- What instructions we support
- What registers we need

5-1 Instruction Codes Stored Program Organization cont.




cpe 252: Computer Organization

5-1 Instruction Codes Indirect Address

- There are three **Addressing Modes** used for address portion of the instruction code:
 - Immediate: the operand is given in the address portion (constant)
 - Direct: the address points to the operand stored in the memory
 - Indirect: the address points to the pointer (another address) stored in the memory that references the operand in memory
- One bit of the instruction code can be used to distinguish between direct & indirect addresses

5-1 Instruction Codes Indirect Address cont.



cpe 252: Computer Organization

5-1 Instruction Codes Indirect Address cont.

- Effective address: the address of the operand in a computation-type instruction or the target address in a branch-type instruction
- The pointer can be placed in a processor register instead of memory as done in commercial computers


5-2 Computer Registers

- Computer instructions are normally stored in consecutive memory locations and executed sequentially one at a time
- The control reads an instruction from a specific address in memory and executes it, and so on
- This type of sequencing needs a counter to calculate the address of the next instruction after execution of the current instruction is completed

5-2 Computer Registers cont.


- It is also necessary to provide a register in the control unit for storing the instruction code after it is read from memory
- The computer needs processor registers for manipulating data and a register for holding a memory address

Registers in the Basic Computer



List of BC Registers

DR	16	Data Register	Holds memory operand
AR	12	Address Register	Holds address for memory
AC	16	Accumulator	Processor register
IR	16	Instruction Register	Holds instruction code
PC	12	Program Counter	Holds address of instruction
TR	16	Temporary Register	Holds temporary data
INPR	8	Input Register	Holds input character
OUTR	8	Output Register	Holds output character



cpe 252: Computer Organization

5-2 Computer Registers Common Bus System ^{cont.}

- $S_2S_1S_0$: Selects the register/memory that would use the bus
- LD (load): When enabled, the particular register receives the data from the bus during the next clock pulse transition
- E (extended AC bit): flip-flop holds the carry
- DR, AC, IR, and TR: have 16 bits each
- AR and PC: have 12 bits each since they hold a memory address

5-2 Computer Registers Common Bus System ^{cont.}

- When the contents of AR or PC are applied to the 16-bit common bus, the four most significant bits are set to zeros
- When AR or PC receives information from the bus, only the 12 least significant bits are transferred into the register
- INPR and OUTR: communicate with the eight least significant bits in the bus

5-2 Computer Registers Common Bus System ^{cont.}

- INPR: Receives a character from the input device (keyboard,...etc) which is then transferred to AC
- OUTR: Receives a character from AC and delivers it to an output device (say a Monitor)
- Five registers have three control inputs: LD (load), INR (increment), and CLR (clear)
- Register = binary counter with parallel load and synchronous clear

5-2 Computer Registers Memory Address

- The input data and output data of the memory are connected to the common bus
- But the memory address is connected to AR
- Therefore, AR must always be used to specify a memory address
- By using a single register for the address, we eliminate the need for an address bus that would have been needed otherwise

5-2 Computer Registers Memory Address ^{cont.}

- Register \rightarrow Memory: Write operation
- Memory → Register: Read operation (note that AC cannot directly read from memory!!)
- Note that the content of any register can be applied onto the bus and an operation can be performed in the adder and logic circuit during the same clock cycle

5-2 Computer Registers Memory Address ^{cont.}

- The transition at the end of the cycle transfers the content of the bus into the destination register, and the output of the adder and logic circuit into the AC
- For example, the two microoperations
 DR←AC and AC←DR (Exchange)
 can be executed at the same time
- This is done by:

5-2 Computer Registers Memory Address cont.

- 1- place the contents of AC on the bus $(S_2S_1S_0=100)$
- 2- enabling the LD (load) input of DR
- 3- Transferring the contents of the DR through the adder and logic circuit into AC
- 4- enabling the LD (load) input of AC
- All during the same clock cycle
- The two transfers occur upon the arrival of the clock pulse transition at the end of the clock cycle cpe 252: Computer Organization

5-3 Computer Instructions

Basic Computer Instruction code format

Memory-Reference Instructions (OP-code = 000 ~ 110)

12 11 15 14 0 Opcode Address

Register-Reference Instructions (OP-code = 111, I = 0)

12 11 15 0 **Register** operation 1 1 0 1

Input-Output Instructions

(OP-code =111, I = 1)

12 11 15 0 I/O operation 1 1 1

cpe 252: Computer Organization

BASIC COMPUTER INSTRUCTIONS

	Hex Code		
Symbol	1 = 0	<i>l</i> = 1	Description
AND	0xxx	8xxx	AND memory word to AC
ADD	1xxx	9xxx	Add memory word to AC
LDA	2xxx	Axxx	Load AC from memory
STA	3xxx	Bxxx	Store content of AC into memory
BUN	4xxx	Cxxx	Branch unconditionally
BSA	5xxx	Dxxx	Branch and save return address
ISZ	6xxx	Exxx	Increment and skip if zero
	70	00	Clear AC
CLA CLE	7800		Clear AC Clear E
	7400		
CMA	7200		Complement AC
CME	7100		Complement E
CIR	7080		Circulate right AC and E
CIL	7040		Circulate left AC and E
INC	7020		Increment AC
SPA	7010		Skip next instr. if AC is positive
SNA	7008		Skip next instr. if AC is negative
SZA	7004		Skip next instr. if AC is zero
SZE	7002		Skip next instr. if E is zero
HLT	7001		Halt computer
INP	F800		Input character to AC
OUT	F400		Output character from AC
SKI	F200		Skip on input flag
SKO	F100		Skip on output flag
ION	F080		Interrupt on
IOF	F040		Interrupt off

5-3 Computer Instructions Instruction Set Completeness


- The set of instructions are said to be complete if the computer includes a sufficient number of instructions in each of the following categories:
 - Arithmetic, logical, and shift instructions
 - Instructions for moving information to and from memory and processor registers
 - Program control instructions together with instructions that check status conditions
 - Input & output instructions

cpe 252: Computer Organization

5-4 Timing & Control cont.

- In the hardwired organization, the control logic is implemented with gates, flip-flops, decoders, and other digital circuits.
- In the microprogrammed organization, the control information is stored in a control memory (if the design is modified, the microprogram in control memory has to be updated)
- D₃T₄: SC←0

The Control Unit for the basic computer




Hardwired Control Organization

- Generated by 4-bit sequence counter and 4x16 decoder

- The SC can be incremented or cleared.

- Example: $T_0, T_1, T_2, T_3, T_4, T_0, T_1, \ldots$ Assume: At time T_4 , SC is cleared to 0 if decoder output D3 is active.



cpe 252: Computer Organization

5-4 Timing & Control cont.

- A memory read or write cycle will be initiated with the rising edge of a timing signal
- Assume: memory cycle time < clock cycle time!
- So, a memory read or write cycle initiated by a timing signal will be completed by the time the next clock goes through its positive edge
- The clock transition will then be used to load the memory word into a register
- The memory cycle time is usually longer than the processor clock cycle → wait cycles

5-4 Timing & Control cont.

- $T_0: AR \leftarrow PC$
 - Transfers the content of PC into AR if timing signal T_{0} is active
 - $-T_0$ is active during an entire clock cycle interval
 - During this time, the content of PC is placed onto the bus (with $S_2S_1S_0=010$) and the LD (load) input of AR is enabled
 - The actual transfer does not occur until the end of the clock cycle when the clock goes through a positive transition
 - This same positive clock transition increments the sequence counter SC from 0000 to 0001
 - The next clock cycle has T_1 active and T_0 inactive

5-5 Instruction Cycle

- A program is a sequence of instructions stored in memory
- The program is executed in the computer by going through a cycle for each instruction (in most cases)
- Each instruction in turn is subdivided into a sequence of sub-cycles or phases

5-5 Instruction Cycle cont.

- Instruction Cycle Phases:
 - 1- Fetch an instruction from memory
 - 2- Decode the instruction
 - 3- Read the effective address from memory if the instruction has an indirect address
 - 4- Execute the instruction
- This cycle repeats indefinitely unless a HALT instruction is encountered

5-5 Instruction Cycle Fetch and Decode

- Initially, the Program Counter (PC) is loaded with the address of the first instruction in the program
- The sequence counter SC is cleared to 0, providing a decoded timing signal T₀
- After each clock pulse, SC is incremented by one, so that the timing signals go through a sequence T₀, T₁, T₂, and so on

5-5 Instruction Cycle Fetch and Decode ^{cont.} – T₀: AR←PC (this is essential!!) The address of the instruction is moved to AR.

− T₁: IR←M[AR], PC←PC+1
The instruction is fetched from the memory to IR
,
and the PC is incremented.


- T₂: D₀,..., D₇←Decode IR(12-14), AR←IR(0-11), I←IR(15)

cpe 252: Computer Organization


BC Instruction cycle: [Fetch Decode [Indirect] Execute]*

• Fetch and Decode T0: A

T0: AR ← PC (S0S1S2=010, T0=1) T1: IR ← M [AR], PC ← PC + 1 (S0S1S2=111, T1=1) T2: D0, . . . , D7 ← Decode IR(12-14), AR ← IR(0-11), I ← IR(15)



cpe 252: Computer Organization



- D'7IT3: $AR \leftarrow M[AR]$
- D'7l'T3: Nothing
- D7I'T3: Execute a register-reference instr.
- D7IT3: Execute an input-output instr.

REGISTER REFERENCE INSTRUCTIONS

Register Reference Instructions are identified when

- $D_7 = 1$, I = 0
- Register Ref. Instr. is specified in B₀ ~ B₁₁ of IR
 Execution starts with timing signal T₃

 $r = D_7 I' T_3 => Register Reference Instruction$ $B_i = IR(i)$, i=0,1,2,...,11, the ith bit of IR.

CLA CLE CMA CME CIR CIR CIL INC SPA	r: rB ₁₁ : rB ₁₀ : rB ₉ : rB ₈ : rB ₇ : rB ₆ : rB ₅ : rB ₅ :	SC \leftarrow 0 AC \leftarrow 0 E \leftarrow 0 AC \leftarrow AC' E \leftarrow E' AC \leftarrow shr AC, AC(15) \leftarrow E, E \leftarrow AC(0) AC \leftarrow shl AC, AC(0) \leftarrow E, E \leftarrow AC(15) AC \leftarrow AC + 1 if (AC(15) = 0) then (PC \leftarrow PC+1)
	_ 0	
	rB ₇ :	
	rB ₆ :	$AC \leftarrow shl AC, AC(0) \leftarrow E, E \leftarrow AC(15)$
	rB_5 :	$AC \leftarrow AC + 1$
SPA	rB ₄ :	if (AC(15) = 0) then (PC ← PC+1)
SNA	rB_3 :	if (AC(15) = 1) then (PC ← PC+1)
SZA	rB_2 :	if (AC = 0) then (PC \leftarrow PC+1)
SZE	rB₁:	if (E = 0) then (PC \leftarrow PC+1)
HLT	rB ₀ :	$S \leftarrow 0$ (S is a start-stop flip-flop)

5.6 MEMORY REFERENCE INSTRUCTIONS

Symbol	Operation Decoder	Symbolic Description
AND	D ₀	$AC \leftarrow AC \land M[AR]$
ADD	D_1	$AC \leftarrow AC + M[AR], E \leftarrow C_{out}$
LDA	D_2	$AC \leftarrow M[AR]$
STA	$\bar{D_3}$	$M[AR] \leftarrow AC$
BUN	D₄	PĊ ← AR
BSA	D_5	$M[AR] \leftarrow PC, PC \leftarrow AR + 1$
ISZ	$\tilde{D_6}$	$M[AR] \leftarrow M[AR] + 1$, if $M[AR] + 1 = 0$ then PC \leftarrow PC+1

- The effective address of the instruction is in AR and was placed there during timing signal T_2 when I = 0, or during timing signal T3 when I = 1


- Memory cycle is assumed to be short enough to be completed in a CPU cycle - The execution of MR Instruction starts with T_4

AND to AC

cpe 252: Computer Organization

MEMORY REFERENCE INSTRUCTIONS^{cont.}

LDA: Load to AC D_2T_4 : DR \leftarrow M[AR] D_2T_5 : AC \leftarrow DR, SC \leftarrow 0 STA: Store AC D_3T_4 : M[AR] \leftarrow AC, SC \leftarrow 0 BUN: Branch Unconditionally D_4T_4 : PC \leftarrow AR, SC \leftarrow 0 BSA: Branch and Save Return Address M[AR] \leftarrow PC, PC \leftarrow AR + 1



35


Memory Reference Instructions^{cont.}

BSA: executed in a sequence of two micro-operations:

- $D_5T_4: M[AR] \leftarrow PC, AR \leftarrow AR + 1$
- D_5T_5 : PC \leftarrow AR, SC \leftarrow 0

ISZ: Increment and Skip-if-Zero

 $\begin{array}{lll} D_6T_4 & DR \leftarrow M[AR] \\ D_6T_5 & DR \leftarrow DR + 1 \\ D_6T6 & M[AR] \leftarrow DR, \ \text{if (DR = 0) then (PC \leftarrow PC + 1), \ SC \leftarrow 0 \end{array}$




cpe 252: Computer Organization

5-7 Input-Output and Interrupt

- Instructions and data stored in memory must come from some input device
- Computational results must be transmitted to the user through some output device
- For the system to communicate with an input device, serial information is shifted into the input register INPR
- To output information, it is stored in the output register OUTR

cpe 252: Computer Organization

5-7 Input-Output and Interrupt^{cont.}



5-7 Input-Output and Interrupt^{cont.}

- INPR and OUTR communicate with a communication interface serially and with the AC in parallel. They hold an 8-bit alphanumeric information
- I/O devices are slower than a computer system → we need to synchronize the timing rate difference between the input/output device and the computer.
- FGI: 1-bit input flag (Flip-Flop) aimed to control the input operation

5-7 Input-Output and Interrupt

- FGI is set to 1 when a new information is available in the input device and is cleared to 0 when the information is accepted by the computer
- FGO: 1-bit output flag used as a control flip-flop to control the output operation
- If FGO is set to 1, then this means that the computer can send out the information from AC. If it is 0, then the output device is busy and the computer has to wait!

5-7 Input-Output and Interrupt^{cont.}

- The process of input information transfer:
 - Initially, FGI is cleared to 0
 - An 8-bit alphanumeric code is shifted into INPR (Keyboard key strike) and the input flag FGI is set to 1
 - As long as the flag is set, the information in INPR cannot be changed by another data entry
 - The computer checks the flag bit; if it is 1, the information from INPR is transferred in parallel into AC and FGI is cleared to 0

5-7 Input-Output and Interrupt^{cont.}

- Once the flag is cleared, new information can be shifted into INPR by the input device (striking another key)
- The process of outputting information:
 - Initially, the output flag FGO is set to 1
 - The computer checks the flag bit; if it is 1, the information from AC is transferred in parallel to OUTR and FGO is cleared to 0
 - The output accepts the coded information (prints the corresponding character)

5-7 Input-Output and Interrupt^{cont.}

- When the operation is completed, the output device sets FGO back to 1
- The computer does not load a new data information into OUTR when FGO is 0 because this condition indicates that the output device is busy to receive another information at the moment!!

Input-Output Instructions

- Needed for:
 - Transferring information to and from AC register
 - Checking the flag bits
 - Controlling the interrupt facility
- The control unit recognize it when $D_7=1$ and I=1
- The remaining bits of the instruction specify the particular operation
- Executed with the clock transition associated with timing signal $\rm T_3$
- Input-Output instructions are summarized next

Input-Output Instructions

 $D_7 IT_3 = p$ IR(i) = B_i, i = 6, ..., 11

INP	pB ₁₁ :	$\begin{array}{l} AC(0\text{-}7) \leftarrow INPR, FGI \leftarrow 0\\ OUTR \leftarrow AC(0\text{-}7), FGO \leftarrow 0\\ if(FGI=1) \text{ then } (PC \leftarrow PC+1)\\ if(FGO=1) \text{ then } (PC \leftarrow PC+1)\\ IEN \leftarrow 1 \end{array}$	Input char. to AC
OUT	pB ₁₀ :		Output char. from AC
SKI	pB ₉ :		Skip on input flag
SKO	pB ₈ :		Skip on output flag
ION	pB ₇ :		Interrupt enable on
IOF	pB ₆ :	IEN ← 0	Interrupt enable off

Program Interrupt

- The process of communication just described is referred to as <u>Programmed</u>
 <u>Control Transfer</u>
- The computer keeps checking the flag bit, and when it finds it set, it initiates an information transform (this is sometimes called <u>Polling</u>)
- This type of transfer is in-efficient due to the difference of information flow rate between the computer and the I/O device

- The computer is wasting time while checking the flag instead of doing some other useful processing task
- An alternative to the programmed controlled procedure is to let the external device inform the computer when it is ready for the transfer
- This type of transfer uses the interrupt facility


- While the computer is running a program, it does not check the flags
- Instead:
 - When a flag is set, the computer is immediately interrupted from proceeding with the current program

- The computer stops what it is doing to take care of the input or output transfer
- Then, it returns to the current program to continue what it was doing before the interrupt
- The interrupt facility can be enabled or disabled via a flip-flop called IEN
- The interrupt enable flip-flop IEN can be set and cleared with two instructions (IOF, ION):
 - IOF: IEN ← 0 (the computer cannot be interrupted)
 - ION: IEN \leftarrow 1 (the computer can be interrupted)

- Another flip-flop (called the interrupt flipflop R) is used in the computer's interrupt facility to decide when to go through the interrupt cycle
- FGI and FGO are different here compared to the way they acted in an earlier discussion!!
- So, the computer is either in an Instruction Cycle or in an Interrupt Cycle
 Experimentation

- The interrupt cycle is a hardware implementation of a branch and save return address operation (BSA)
- The return address available in PC is stored in a specific location where it can be found later when the program returns to the instruction at which it was interrupted
- This location may be a processor register, a memory stack, or a specific memory location

- For our computer, we choose the memory location at address 0 as a place for storing the return address
- Control then inserts address 1 into PC: this means that the first instruction of the interrupt service routine should be stored in memory at address 1, or, the programmer must store a branch instruction that sends the control to an interrupt service routine!!




Flowchart for interrupt cycle

cpe 252: Computer Organization

- IEN, R ← 0: no more interruptions can occur until the interrupt request from the flag has been serviced
- The service routine must end with an instruction that re-enables the interrupt (IEN ← 1) and an instruction to return to the instruction at which the interrupt occurred
- The instruction that returns the control to the original program is "indirect BUN 0"

• Example: the computer is interrupted during execution of the instruction at address 255




Interrupt Cycle

• The fetch and decode phases of the instruction cycle must be :

(Replace T0, T1, T2 \rightarrow R'T0, R'T1, R'T2 (fetch and decode phases occur at the instruction cycle when R = 0)

- Interrupt Cycle:
 - $-RT_0$: AR $\leftarrow 0$, TR $\leftarrow PC$
 - $-RT_1: M[AR] \leftarrow TR, PC \leftarrow 0$
 - $-RT_2: PC \leftarrow PC + 1, IEN \leftarrow 0, R \leftarrow 0, SC \leftarrow 0$



cpe 252: Computer Organization


Register transfers for the Interrupt Cycle

CPE252

Interrupt cont.

- Further Questions:
 - How can the CPU recognize the device requesting an interrupt?
 - Since different devices are likely to require different interrupt service routines, how can the CPU obtain the starting address of the appropriate routine in each case?
 - Should any device be allowed to interrupt the CPU while another interrupt is being serviced?
 - How can the situation be handled when two or more interrupt requests occur simultaneously?

5-8 Complete Computer Description



cpe 252: Computer Organization

5-8 Complete Computer Description^{cont.}

Fetch	R'T0:	AR ← PC
	R'T1:	$IR \leftarrow M[AR], PC \leftarrow PC + 1$
Decode	R'T2:	D0,, D7 \leftarrow Decode IR(12 ~ 14), AR \leftarrow IR(0 ~ 11), I \leftarrow IR(15)
Indirect	D7'IT3:	$AR \leftarrow M[AR]$
		• •
Interrupt:		
T0'T1'T2'(IEN)(F0		R ← 1
	RT0:	$AR \leftarrow 0, TR \leftarrow PC$
	RT1:	$M[AR] \leftarrow TR, PC \leftarrow 0$
	RT2:	$PC \leftarrow PC + 1$, $IEN \leftarrow 0$, $R \leftarrow 0$, $SC \leftarrow 0$
	N12.	
Memory-Referen		
AND		
AND	D0T4:	DR ← M[AR]
	D0T5:	$AC \leftarrow AC . DR, SC \leftarrow 0$
ADD	D1T4:	$DR \leftarrow M[AR]$
	D1T5:	$AC \leftarrow AC + DR, E \leftarrow Cout, SC \leftarrow 0$
LDA	D2T4:	$DR \leftarrow M[AR]$
	D2T5:	$AC \leftarrow DR, SC \leftarrow 0$
STA	D3T4:	$M[AR] \leftarrow AC, SC \leftarrow 0$
BUN	D4T4:	$PC \leftarrow AR, SC \leftarrow 0$
BSA	D5T4:	$M[AR] \leftarrow PC, AR \leftarrow AR + 1$
	D5T5:	$PC \leftarrow AR, SC \leftarrow 0$
ISZ	D6T4:	$DR \leftarrow M[AR]$
102	D6T5:	$DR \leftarrow DR + 1$
	D6T6:	$M[AR] \leftarrow DR$, if(DR=0) then (PC \leftarrow PC + 1), SC \leftarrow 0

5-8 Complete Computer Description^{cont.}

Register-Refer	ence:	 International statements 	
Ū	D7I'T3 = r	(Common to all register-reference instructions)	
	IR(i) = Bi	(i = 0,1,2,, 11)	
	r:	SC \leftarrow 0	
CLA	rB11:	$AC \leftarrow 0$	
CLE	rB10:	E ← 0	
СМА	rB9:	$AC \leftarrow AC'$	
CME	rB8:	E ← E'	
CIR	rB7:	$AC \leftarrow shr AC, AC(15) \leftarrow E, E \leftarrow AC(0)$	
CIL	rB6:	$AC \leftarrow shl AC, AC(0) \leftarrow E, E \leftarrow AC(15)$	
INC	rB5:	$AC \leftarrow AC + 1$	
SPA	rB4:	If(AC(15) =0) then (PC ← PC + 1)	
SNA	rB3:	$If(AC(15) = 1)$ then $(PC \leftarrow PC + 1)$	Table 5-6
SZA	rB2:	If(AC`= 0) then (PC`← PC + 1)	
SZE	rB1:	lf(E=0) then (PC ← PC + 1)	
HLT	rB0:	S`← 0 [′]	
Input-Output:			
•	D7IT3 = p	(Common to all input-output instructions)	
	IR(i) = Bi	(i = 6,7,8,9,10,11)	
	́р:	SC \leftarrow 0	
INP	pB11:	$AC(0-7) \leftarrow INPR, FGI \leftarrow 0$	
OUT	pВ10:	$OUTR \leftarrow AC(0-7), FGO \leftarrow 0$	
SKI	pB9:	If (FGI=1) then ($PC \leftarrow PC + 1$)	
SKO	р В 8:	lf(FGO=1) then (PC ← PC + 1)	
ION	рВ7:	$IEN \leftarrow 1$	
IOF	рВ6:	$IEN \leftarrow 0$	
	•		62

cpe zoz. computer organization

5-9 Design of Basic Computer


- 1. A memory unit: 4096 x 16.
- 2. Registers: AR, PC, DR, AC, IR, TR, OUTR, INPR, and SC
- 3. Flip-Flops (Status): I, S, E, R, IEN, FGI, and FGO
- 4. Decoders:
 - 1. a 3x8 Opcode decoder
 - 2. a 4x16 timing decoder
- 5. Common bus: 16 bits
- 6. Control logic gates
- 7. Adder and Logic circuit: Connected to AC

- The control logic gates are used to control:
 - Inputs of the nine registers
 - Read and Write inputs of memory
 - Set, Clear, or Complement inputs of the flipflops
 - S2, S1, S0 that select a register for the bus
 - AC Adder and Logic circuit

- Control of registers and memory
 - The control inputs of the registers are LD (load), INR (increment), and CLR (clear)
 - To control AR We scan table 5-6 to find out all the statements that change the content of AR:
 - R'T0: $AR \leftarrow PC$ LD(AR)
 - R'T2: $AR \leftarrow IR(0-11)$ LD(AR)
 - D'7IT3: $AR \leftarrow M[AR]$ LD(AR)
 - RT0: $AR \leftarrow 0$ CLR(AR)
 - D5T4: AR \leftarrow AR + 1 INR(AR)


cpe 252: Computer Organization

Control Gates associated with AR



- To control the Read input of the memory we scan the table again to get these:
 - D_0T_4 : DR \leftarrow M[AR]
 - D_1T_4 : DR \leftarrow M[AR]
 - D_2T_4 : DR \leftarrow M[AR]
 - D_6T_4 : DR \leftarrow M[AR]
 - $D_7'IT_3$: AR \leftarrow M[AR]
 - $R'T_1$: IR \leftarrow M[AR]
- → Read = $R'T_1 + D_7'IT_3 + (D_0 + D_1 + D_2 + D_6)T_4$


- Control of Single Flip-flops (IEN for example)
 - pB7: IEN \leftarrow 1 (I/O Instruction)
 - pB6: IEN \leftarrow 0 (I/O Instruction)
 - RT2: IEN \leftarrow 0 (Interrupt)
 - where p = D7IT3 (Input/Output Instruction)
 - If we use a JK flip-flop for IEN, the control gate logic will be as shown in the following slide:



JK FF Characteristic Table

cpe 252: Computer Organization

 Control of Common bus is accomplished by placing an encoder at the inputs of the bus selection logic and implementing the logic for each encoder input



- To select AR on the bus then x₁ must be
 1. This is happen when:
 - D_4T_4 : PC \leftarrow AR
 - D_5T_5 : PC \leftarrow AR
- \Rightarrow x₁ = D₄T₄ + D₅T₅


x1 x2 x3 x4 x5 x6 x7						x7	S2 S1 S0		S0	selected register
0	0	0	0	0	0	0	0	0	0	none
1	0	0	0	0	0	0	0	0	1	AR
0	1	0	0	0	0	0	0	1	0	PC
0	0	1	0	0	0	0	0	1	1	DR
0	0	0	1	0	0	0	1	0	0	AC
0	0	0	0	1	0	0	1	0	1	IR
0	0	0	0	0	1	0	1	1	0	TR
0	0	0	0	0	0	1	1	1	1	Memory

cpe 252: Computer Organization

5-9 Design of Basic Computer^{cont.}

- For x_7 :
 - $X_7 = R'T_1 + D_7'IT_3 + (D_0 + D_1 + D_2 + D_6)T_4$ where it is also applied to the read input

5-10 Design of Accumulator Logic




All the statements that change the content of AC


D_0T_5 :	$AC \leftarrow AC \land DR$	AND with DR
$D_{1}T_{5}$:	$AC \leftarrow AC + DR$	Add with DR
$D_2 T_5$:	$AC \leftarrow DR$	Transfer from DR
pB ₁₁ :	AC(0-7) ← INPR	Transfer from INPR
rB ₉ :	$AC \leftarrow AC'$	Complement
r B ₇ :	$AC \leftarrow shr AC, AC(15) \leftarrow E$	Shift right
rB ₆ :	$AC \leftarrow shl AC, AC(0) \leftarrow E$	Shift left
r B ₁₁ :	$AC \leftarrow 0$	Clear
rB ₅ :	$AC \leftarrow AC + 1$	Increment
-		


5-10 Design of Accumulator Logic^{cont.}

Gate structures for controlling the LD, INR, and CLR of AC



Adder and Logic Circuit





Memory Technology

Static RAM (SRAM)

- 0.5ns 2.5ns, \$2000 \$5000 per GB
- Dynamic RAM (DRAM)
 - 50ns 70ns, \$20 \$75 per GB
- Magnetic disk
 - 5ms 20ms, \$0.20 \$2 per GB
- Ideal memory

- Access time of SRAM
- Capacity and cost/GB of disk

Principle of Locality

- Programs access a small proportion of their address space at any time
- Temporal locality
 - Items accessed recently are likely to be accessed again soon
 - e.g., instructions in a loop, induction variables
- Spatial locality
 - Items near those accessed recently are likely to be accessed soon
 - E.g., sequential instruction access, array data




Taking Advantage of Locality

- Memory hierarchy
- Store everything on disk
- Copy recently accessed (and nearby) items from disk to smaller DRAM memory
 - Main memory
- Copy more recently accessed (and nearby) items from DRAM to smaller SRAM memory
 - Cache memory attached to CPU




Memory Hierarchy Levels




- Block (aka line): unit of copying
 - May be multiple words
- If accessed data is present in upper level
 - Hit: access satisfied by upper level
 - Hit ratio: hits/accesses
- If accessed data is absent
 - Miss: block copied from lower level
 - Time taken: miss penalty
 - Miss ratio: misses/accesses
 = 1 hit ratio
 - Then accessed data supplied from upper level

Cache Memory

- Cache memory
 - The level of the memory hierarchy closest to the CPU
- Given accesses $X_1, \ldots, X_{n-1}, X_n$






- How do we know if the data is present?
- Where do we look?

a. Before the reference to Xn



b. After the reference to X_n

Cache Design Rules



Direct Cache Example

- A cache is direct-mapped and has 64 KB data. Each block contains 32 bytes. The address is 32 bits wide. What are the sizes of the tag, index, and block offset fields?
- # bits in block offset = 5 (since each block contains 2^5 bytes)
- # blocks in cache = 64×1024 / 32 = 2048 blocks
 - So # bits in index field = 11 (since there are 2^11 blocks)
- # bits in tag field = 32 5 11 = 16 (the rest!)


eme kaŭ

K-way Cache Example

- A cache is 4-way set-associative and has 64 KB data. Each block contains 32 bytes. The address is 32 bits wide. What are the sizes of the tag, index, and block offset fields?
- # bits in block offset = 5 (since each block contains 2^5 bytes)
- # blocks in cache = 64×1024 / 32 = 2048 (2^11)
- # sets in cache = 2048 / 4 = 512 (2^9) sets (a set is 4 blocks kept in the cache for each index)
 - So # bits in index field = 9
- # bits in tag field = 32 5 9 = 18

eme kaŭ





Tags and Valid Bits

- How do we know which particular block is stored in a cache location?
 - Store block address as well as the data
 - Actually, only need the high-order bits
 - Called the tag
- What if there is no data in a location?
 - Valid bit: 1 = present, 0 = not present
 - Initially 0



8-blocks, 1 word/block, direct mapped
Initial state, Mem=32 words (or blocks)

Index	V	Tag	Data
000	Ν		
001	Ν		
010	N		
011	N		
100	N		
101	N		
110	N		
111	Ν		



Word addr	Binary addr	Hit/miss	Cache block
22	10 110	Miss	110

Index	V	Tag	Data
000	Ν		
001	N		
010	N		
011	N		
100	N		
101	N		
110	Υ	10	Mem[10110]
111	N		



Word addr	Binary addr	Hit/miss	Cache block
26	11 010	Miss	010

Index	V	Tag	Data
000	Ν		
001	Ν		
010	Υ	11	Mem[11010]
011	N		
100	N		
101	N		
110	Y	10	Mem[10110]
111	N		



Word addr	Binary addr	Hit/miss	Cache block
22	10 110	Hit	110
26	11 010	Hit	010

Index	V	Tag	Data
000	N		
001	N		
010	Y	11	Mem[11010]
011	N		
100	N		
101	N		
110	Y	10	Mem[10110]
111	N		



Word addr	Binary addr	Hit/miss	Cache block
16	10 000	Miss	000
3	00 011	Miss	011
16	10 000	Hit	000

Index	V	Tag	Data
000	Υ	10	Mem[10000]
001	N		
010	Y	11	Mem[11010]
011	Υ	00	Mem[00011]
100	N		
101	N		
110	Y	10	Mem[10110]
111	N		




Word addr	Binary addr	Hit/miss	Cache block
18	10 010	Miss	010

	Index	V	Tag	Data	
	000	Y	10	Mem[10000]	
	001	Ν			
<	010	Y	10	Mem[10010]	Miss :Tag mismatch
	011	Y	00	Mem[00011]	mismaton
	100	N			
	101	N			
	110	Y	10	Mem[10110]	
	111	N			



Address Subdivision






Example: Larger Block Size

64 blocks, 16 bytes/block

eme kaŭ


- To what block number does address 1200 map?
- Block address = $\lfloor 1200/16 \rfloor = 75$
- Block number = 75 modulo 64 = 11



Associative Caches


- Fully associative
 - Allow a given block to go in any cache entry
 - Requires all entries to be searched at once
 - Comparator per entry (expensive)
- *n*-way set associative
 - Each set contains n entries
 - Block number determines which set
 - (Block number) modulo (#Sets in cache)
 - Search all entries in a given set at once
 - n comparators (less expensive)

Associative Cache Example



Spectrum of Associativity

For a cache with 8 entries



rect trug and true association						
Pan -	Tag	Davier.	Tisa	Coto		
õ						
ĩ						
2						
3						

THE MAKE AND REMODERING.




Sent Tag Danies They Decka Tag Decka Tag Decka 0 1 1

Eight-way wet associative fieldy encoulatively

Taga Dinka Tagi Dazim Taga Dazim Tagi Dazim Tagi Dazim Tagi Dazim Tagi Dazim Tagi Dazim. Tagi Dazim

Cache Performance





Associativity Example

- Compare 4-block caches
 - Direct mapped, 2-way set associative, fully associative
 - Block access sequence: 0, 8, 0, 6, 8

Direct mapped

Block	Cache	Hit/miss	Cache content after access				
address	index		0	1	2	3	
0	0	miss	Mem[0]				
8	0	miss	Mem[8]				
0	0	miss	Mem[0]				
6	2	miss	Mem[0]		Mem[6]		
8	0	miss	Mem[8]		Mem[6]		



Associativity Example

2-way set associative

Block	Cache	Hit/miss	Cache content after access		
address	index		Set 0		Set 1
0	0	miss	Mem[0]		
8	0	miss	Mem[0]	Mem[8]	
0	0	hit	Mem[0]	Mem[8]	
6	0	miss	Mem[0]	Mem[6]	
8	0	miss	Mem[8]	Mem[6]	

Fully associative

Block	Hit/miss	Cache content after access			
address					
0	miss	Mem[0]			
8	miss	Mem[0]	Mem[8]		
0	hit	Mem[0]	Mem[8]		
6	miss	Mem[0]	Mem[8]	Mem[6]	
8	hit	Mem[0]	Mem[8]	Mem[6]	




How Much Associativity

- Increased associativity decreases miss rate
 - But with diminishing returns
- Simulation of a system with 64KB
 D-cache, 16-word blocks, SPEC2000
 - 1-way: 10.3%
 - 2-way: 8.6%
 - 4-way: 8.3%
 - 8-way: 8.1%



Set Associative Cache Organization





Block Size Considerations

- Larger blocks should reduce miss rate
 - Due to spatial locality
 - But in a fixed-sized cache
 - Larger blocks \Rightarrow fewer of them
 - More competition \Rightarrow increased miss rate
 - Larger blocks \Rightarrow pollution
- Larger miss penalty
 - Can override benefit of reduced miss rate
 - Early restart and critical-word-first can help



Cache Misses

- On cache hit, CPU proceeds normally
- On cache miss
 - Stall the CPU pipeline
 - Fetch block from next level of hierarchy
 - Instruction cache miss
 - Restart instruction fetch
 - Data cache miss
 - Complete data access



Write-Through

- On data-write hit, could just update the block in cache
 - But then cache and memory would be inconsistent
- Write through: also update memory
- But makes writes take longer
 - e.g., if base CPI = 1, 10% of instructions are stores, write to memory takes 100 cycles
 - Effective CPI = 1 + 0.1×100 = 11
 - Solution: write buffer
 - Holds data waiting to be written to memory
 - CPU continues immediately
 - Only stalls on write if write buffer is already full



Write-Back

- Alternative: On data-write hit, just update the block in cache
 - Keep track of whether each block is dirty
- When a dirty block is replaced
 - Write it back to memory
 - Can use a write buffer to allow replacing block to be read first



Write Allocation

- What should happen on a write miss?
- Alternatives for write-through
 - Write-allocate on miss: fetch the block
 - Write around (no write allocate): don't fetch the block
 - Since programs often write a whole block before reading it (e.g., initialization)
- For write-back
 - Usually fetch the block




Example: Intrinsity FastMATH

- Embedded MIPS processor
 - 12-stage pipeline
 - Instruction and data access on each cycle
 - Split cache: separate I-cache and D-cache
 - Each 16KB: 256 blocks × 16 words/block
 - D-cache: write-through or write-back
- SPEC2000 miss rates
 - I-cache: 0.4%

- D-cache: 11.4%
- Weighted average: 3.2%



Example: Intrinsity FastMATH




Chapter 5 — Large and Fast: Exploiting Memory Hierarchy — 34


Main Memory Supporting Caches


- Use DRAMs for main memory
 - Fixed width (e.g., 1 word)
 - Connected by fixed-width clocked bus
 - Bus clock is typically slower than CPU clock
- Example cache block read
 - 1 bus cycle for address transfer
 - 15 bus cycles per DRAM access
 - 1 bus cycle per data transfer
- For 4-word block, 1-word-wide DRAM
 - Miss penalty = $1 + 4 \times 15 + 4 \times 1 = 65$ bus cycles
 - Bandwidth = 16 bytes / 65 cycles = 0.25 B/cycle




Increasing Memory Bandwidth







Interleaved memory



Advanced DRAM Organization

- Bits in a DRAM are organized as a rectangular array
 - DRAM accesses an entire row
 - Burst mode: supply successive words from a row with reduced latency
- Double data rate (DDR) DRAM
 - Transfer on rising and falling clock edges
- Quad data rate (QDR) DRAM


imi ka

Separate DDR inputs and outputs



DRAM Generations

Year	Capacity	\$/GB
1980	64Kbit	\$1500000
1983	256Kbit	\$500000
1985	1Mbit	\$200000
1989	4Mbit	\$50000
1992	16Mbit	\$15000
1996	64Mbit	\$10000
1998	128Mbit	\$4000
2000	256Mbit	\$1000
2004	512Mbit	\$250
2007	1Gbit	\$50





Chapter 5 — Large and Fast: Exploiting Memory Hierarchy — 39

Measuring Cache Performance

- Components of CPU time
 - Program execution cycles
 - Includes cache hit time
 - Memory stall cycles
 - Mainly from cache misses
- With simplifying assumptions:



= Memory accesses Program × Miss rate × Miss penalty

 $= \frac{\text{Instructions}}{\text{Program}} \times \frac{\text{Misses}}{\text{Instruction}} \times \text{Miss penalty}$

Chapter 5 — Large and Fast: Exploiting Memory Hierarchy — 40

Cache Performance Example

Given

- I-cache miss rate = 2%
- D-cache miss rate = 4%
- Miss penalty = 100 cycles
- Base CPI (ideal cache) = 2
- Load & stores are 36% of instructions
- Miss cycles per instruction
 - I-cache: 0.02 × 100 = 2
 - D-cache: 0.36 × 0.04 × 100 = 1.44
- Actual CPI = 2 + 2 + 1.44 = 5.44
 - Ideal CPU is 5.44/2 =2.72 times faster

Average Access Time

- Hit time is also important for performance
- Average memory access time (AMAT)
 - AMAT = Hit time + Miss rate × Miss penalty
- Example
 - CPU with 1ns clock, hit time = 1 cycle, miss penalty = 20 cycles, I-cache miss rate = 5%
 - AMAT = 1 + 0.05 × 20 = 2ns
 - 2 cycles per instruction



Performance Summary

- When CPU performance increased
 - Miss penalty becomes more significant
- Decreasing base CPI
 - Greater proportion of time spent on memory stalls
- Increasing clock rate
 - Memory stalls account for more CPU cycles
- Can't neglect cache behavior when evaluating system performance



Replacement Policy

- Direct mapped: no choice
- Set associative
 - Prefer non-valid entry, if there is one
 - Otherwise, choose among entries in the set
- Least-recently used (LRU)
 - Choose the one unused for the longest time
 - Simple for 2-way, manageable for 4-way, too hard beyond that
- Random
 - Gives approximately the same performance as LRU for high associativity



Cache Misses

The Cause	Dependency	
Occur due to the finite size of the cache.	Cache size	
Occur because the cache had evicted an entry earlier.	Associatively	
Caused by the first reference to a location in memory.	Block size	
	Occur due to the finite size of the cache. Occur because the cache had evicted an entry earlier. Caused by the first	

Cache Design Trade-offs

Design change	Effect on miss rate	Negative performance effect
Increase cache size	Decrease capacity misses	May increase access time
Increase associativity	Decrease conflict misses	May increase access time
Increase block size	Decrease compulsory misses	Increases miss penalty. For very large block size, may increase miss rate due to pollution.



Memory Protection

- Different tasks can share parts of their virtual address spaces
 - But need to protect against errant access
 - Requires OS assistance
- Hardware support for OS protection
 - Privileged supervisor mode (aka kernel mode)
 - Privileged instructions
 - Page tables and other state information only accessible in supervisor mode
 - System call exception (e.g., syscall in MIPS)

The Memory Hierarchy

The BIG Picture

- Common principles apply at all levels of the memory hierarchy
 - Based on notions of caching
- At each level in the hierarchy
 - Block placement
 - Finding a block
 - Replacement on a miss
 - Write policy



Block Placement

- Determined by associativity
 - Direct mapped (1-way associative)
 - One choice for placement
 - n-way set associative
 - n choices within a set
 - Fully associative
 - Any location
- Higher associativity reduces miss rate
 - Increases complexity, cost, and access time



Finding a Block

Associativity	Location method	Tag comparisons
Direct mapped	Index	1
n-way set associative	Set index, then search entries within the set	n
Fully associative	Search all entries	#entries
	Full lookup table	0

- Hardware caches
 - Reduce comparisons to reduce cost
- Virtual memory
 - Full table lookup makes full associativity feasible
 - Benefit in reduced miss rate



Replacement

- Choice of entry to replace on a miss
 - Least recently used (LRU)
 - Complex and costly hardware for high associativity
 - Random
 - Close to LRU, easier to implement
- Virtual memory
 - LRU approximation with hardware support



Write Policy

- Write-through
 - Update both upper and lower levels
 - Simplifies replacement, but may require write buffer
- Write-back
 - Update upper level only
 - Update lower level when block is replaced
 - Need to keep more state
- Virtual memory
 - Only write-back is feasible, given disk write latency



Sources of Misses

- Compulsory misses (aka cold start misses)
 - First access to a block
- Capacity misses
 - Due to finite cache size
 - A replaced block is later accessed again
- Conflict misses (aka collision misses)
 - In a non-fully associative cache
 - Due to competition for entries in a set
 - Would not occur in a fully associative cache of the same total size



Cache Design Trade-offs

Design change	Effect on miss rate	Negative performance effect
Increase cache size	Decrease capacity misses	May increase access time
Increase associativity	Decrease conflict misses	May increase access time
Increase block size	Decrease compulsory misses	Increases miss penalty. For very large block size, may increase miss rate due to pollution.



MIPS Addressing Modes and Memory Architecture




(Second Edition: Section 3.8 Fourth Edition: Section 2.10) from Dr. Andrea Di Blas' notes



Memory Organization and Addressing

- Memory may be viewed as a single-dimensional array of individually addressable bytes. 32-bit words are aligned to 4 byte boundaries.
 - 2^{32} bytes, with addresses from 0 to 2^{32} 1.
 - 2^{30} words with addresses 0, 4, 8, ..., 2^{32} 4



Byte ordering within words

- Little Endian: word address is LSB
- Big Endian: word address is MSB

Ex: 0000 0001 0010 0011 0100 0101 0110 0111





MIPS addressing modes

Addressing modes are the ways of specifying an operand or a memory address.

- Register addressing
- Immediate addressing
- Base addressing
- PC-relative addressing
- Indirect addressing
- Direct addressing (almost)




Register addressing

- Operands are in a register.
- Example: add \$3,\$4,\$5
- Takes n bits to address 2ⁿ registers

^{op} rs	rt	rd	shamt	funct
------------------	----	----	-------	-------



Register addressing









Immediate Addressing


• The operand is embedded inside the encoded instruction.



16 bit two's-complement number: -2¹⁵ - 1 = -32,769 < value < +2¹⁵ = +32,768



Immediate addressing






Base (or Base-offset or displacement) Addressing


- The address of the operand is the sum of the immediate and the value in a register (rs).
- 16-bit immediate is a two's complement number
- Ex: lw \$15,16(\$12)

ор	rs	rt	Immediate value
----	----	----	-----------------





Base addressing



PC-relative addressing: the value in the immediate field is interpreted as an offset of the next instruction (PC+4 of current instruction)


Example: beq \$0,\$3,Labe1

op rs rt	Immediate value
----------	-----------------





PC-relative addressing



Detail of MIPS PC-Relative

address	instruction
4000008	addi \$5, \$5, 1
400000 <i>C</i>	beq \$0, \$5, label
40000010	addi \$5, \$5, 1
40000014	addi \$5, \$5, 1
40000018	label addi \$5, \$5, 1
4000001 <i>C</i>	addi \$5, \$5, 1
4000020	etc

Binary code to beq \$0,\$5, label is 0x10050002, which means 2 instructions from the next instruction.

P <i>C</i> =	0x4000000C
PC+4=	0x40000010
Add 4*2 =	0x0000008
Eff. Add. =	0×40000018

ор	rs	rt	Immediate value
00010	00000	00101	00000000000010





Register Direct Addressing: the value the (memory) effective address is in a register. Also called "Indirect Addressing".

Special case of base addressing where offset is 0. Used with the jump register instructions (jr, jalr).


Example: jr \$31

rs	rt	rd	shamt	funct
rs	00000	00000	00000	001000






Register Direct




4 - 15

Direct Addressing: the address is "the immediate". 32bit address cannot be embedded in a 32-bit instruction.

Pseudodirect addressing: 26 bits of the address is embedded as the immediate, and is used as the instruction offset within the current 256MB (64MWord) region defined by the MS 4 bits of the PC.
Example: j Label



Pseudodirect addressing





CMPE 110 - Spring 2011 - J. Ferguson

Caution: Addressing mode is not Instruction type

- Addressing mode is how an address (memory or register) is determined.
- Instruction type is how the instruction is put together.
- Example: addi, beq, and lw are all I-types instructions. But
 - addi uses immediate addressing mode (and register)
 - beq uses pc-relative addressing (and register)
 - Iw uses base addressing (and register)



MIPS Addressing Modes

- 1. REGISTER: <u>a source or destination operand is specified as content of one</u> of the registers \$0-\$31.
- 2. IMMEDIATE: <u>a numeric value embedded in the instruction is the actual</u> <u>operand</u>.
- 3. PC-RELATIVE: <u>a data or instruction memory location is specified as an</u> <u>offset relative to the incremented PC.</u>.
- 4. BASE: <u>a data or instruction memory location is specified as a signed</u> <u>offset from a register.</u>
- 5. REGISTER-DIRECT: the value the effective address is in a register.
- 6. <u>PSEUDODIRECT</u>: the memory address is (mostly) embedded in the <u>instruction</u>.



PowerPC and x86 addressing modes and instructions

- PowerPC: 2nd edition: pp. 175-177, 4th edition: Appendix E.
- 80x86: 2nd edition: pp. 177-185, 4th edition: Section 2.17.



Additional PowerPC addressing modes - 1

Indexed Addressing: The address is the sum of two registers. (note indexed addressing is different here than usually used)


MIPS code: add \$10, \$20, \$13 ;\$20 is base,\$13 is index lw \$5, 0(\$10)

PowerPC: $lw $5, $20+$13 ; $5 \leftarrow ($20+$13)$

Saves instruction for incrementing array index. No extra hardware.



PowerPC: Indexed Addressing



Additional PowerPC addressing mode - 2

Update Addressing: base addressing with automatic base register increment.


MIPS code: lw \$10, 4(\$13) ; \$10 ← Mem[\$10+4] addi \$13, \$13, 4 ; \$13 ← \$13+4

PowerPC: Iwu \$10, 4(\$13) ; \$10 ← Mem[\$10+4] ; and \$13 ← \$13+4

Requires that two registers be written at the same time \rightarrow more hardware.



PowerPC: Update Addressing



Additional non-RISC addressing mode

Memory Indirect Addressing: read effective address from memory. (Usually PC-relative addressing is used to get the effective address from memory).


RISC code: lw \$10, 0(\$13) lw \$5, 0(\$10)

CISC: Idi \$5, Label ; \$5 ← Mem[Label]

Requires two sequential data memory accesses.



CISC: Memory Indirect Addressing





Early Developments: From *Difference Engine* to *IBM* 701

Arvind Computer Science & Artificial Intelligence Lab M.I.T.

> Based on the material prepared by Arvind and Krste Asanovic

6.823 L1-2 Arvind

Charles Babbage 1791-1871 Lucasian Professor of Mathematics, Cambridge University, 1827-1839

Charles Babbage

Image removed due to copyright restrictions. To view image, visit http://www.rtpnet.org/robroy/Babbage/hawks.html



September 7, 2005

Charles Babbage

- *Difference Engine* 1823
- Analytic Engine 1833 – The forerunner of modern digital computer!

Application

- Mathematical Tables Astronomy
- Nautical Tables Navy

Background

Any continuous function can be approximated by a polynomial --- Weierstrass

Technology


 mechanical - gears, Jacquard's loom, simple calculators



Difference Engine A machine to compute mathematical tables

Weierstrass:

- Any continuous function can be approximated by a polynomial
- Any Polynomial can be computed from *difference* tables



all you need is an adder!



Difference Engine

1823

- Babbage's paper is published

1834

– The paper is read by Scheutz & his son in Sweden

1842

 Babbage gives up the idea of building it; he is onto Analytic Engine!

1855

- Scheutz displays his machine at the Paris World Fare
- Can compute any 6th degree polynomial
- Speed: 33 to 44 32-digit numbers per minute!

Now the machine is at the Smithsonian



Analytic Engine

1833: Babbage's paper was published

- conceived during a hiatus in the development of the difference engine

Inspiration: Jacquard Looms

- looms were controlled by punched cards
 - The set of cards with fixed punched holes dictated the pattern of weave ⇒ program
 - The same set of cards could be used with different colored threads
 ⇒ numbers

1871: Babbage dies

- The machine remains unrealized.


It is not clear if the analytic engine could be built even today using only mechanical technology



6.823 L1-7 Arvind

Analytic Engine The first conception of a general purpose computer

- 1. The *store* in which all variables to be operated upon, as well as all those quantities which have arisen from the results of the operations are placed.
- 2. The *mill* into which the quantities about to be operated upon are always brought.



An operation in the *mill* required feeding two punched cards and producing a new punched card for the *store*.

An operation to alter the sequence was also provided!



6.823 L1-8 Arvind

The first programmer Ada Byron *aka* "Lady Lovelace" 1815-52

Ada Byron a.k.a "Lady Lovelace"

Image removed due to copyright restrictions. To view image, visit <u>http://www.sdsc.edu/ScienceWomen/lovelace.ht</u> <u>ml</u>

Ada's tutor was Babbage himself!



Babbage's Influence

- Babbage's ideas had great influence later primarily because of
 - Luigi Menabrea, who published notes of Babbage's lectures in Italy
 - Lady Lovelace, who translated Menabrea's notes in English and thoroughly expanded them.
 - "... Analytic Engine weaves *algebraic patterns*...."
- In the early twentieth century the focus shifted to analog computers but
 - Harvard Mark I built in 1944 is very close in spirit to the Analytic Engine.



Harvard Mark I

• Built in 1944 in IBM Endicott laboratories

- Howard Aiken Professor of Physics at Harvard
- Essentially mechanical but had some electromagnetically controlled relays and gears
- Weighed 5 tons and had 750,000 components
- A synchronizing clock that beat every 0.015 seconds

Performance:

- 0.3 seconds for addition
- 6 seconds for multiplication
- 1 minute for a sine calculation

Broke down once a week!



Linear Equation Solver John Atanasoff, Iowa State University

1930's:

- Atanasoff built the Linear Equation Solver.
- It had 300 tubes!

Application:

– Linear and Integral differential equations

Background:

– Vannevar Bush's Differential Analyzer

--- an analog computer

Technology:

– Tubes and Electromechanical relays

Atanasoff decided that the correct mode of computation was by electronic digital means.



Electronic Numerical Integrator and Computer (ENIAC)

- Inspired by Atanasoff and Berry, Eckert and Mauchly designed and built ENIAC (1943-45) at the University of Pennsylvania
- The first, completely electronic, operational, general-purpose analytical calculator!
 - 30 tons, 72 square meters, 200KW
- Performance
 - Read in 120 cards per minute
 - Addition took 200 μ s, Division 6 ms
 - 1000 times faster than Mark I
- Not very reliable!

Application: Ballistic calculations

angle = f (location, tail wind, cross wind, air density, temperature, weight of shell, propellant charge, ...)



6.823 L1-13 Arvind

Electronic Discrete Variable Automatic Computer (EDVAC)

- ENIAC's programming system was external
 - Sequences of instructions were executed independently of the results of the calculation
 - Human intervention required to take instructions "out of order"
- Eckert, Mauchly, John von Neumann and others designed EDVAC (1944) to solve this problem
 - Solution was the stored program computer

 \Rightarrow "program can be manipulated as data"

- *First Draft of a report on EDVAC* was published in 1945, but just had von Neumann's signature!
 - In 1973 the court of Minneapolis attributed the honor of *inventing the computer* to John Atanasoff



Stored Program Computer

Program = A sequence of instructions

How to control instruction sequencing? manual control calculators


automatic control external (paper tape)

internal

plug board read-only memory read-write memory Harvard Mark I, 1944 Zuse's Z1, WW2

ENIAC 1946 ENIAC 1948 EDVAC 1947 (concept)

 The same storage can be used to store program and data





Technology Issues

ENIAC = 18,000 tubes 20 10-digit numbers EDVAC 4,000 tubes 2000 word storage mercury delay lines

ENIAC had many asynchronous parallel units but only one was active at a time

BINAC : Two processors that checked each other for reliability.

Didn't work well because processors never agreed



The Spread of Ideas

ENIAC & EDVAC had immediate impact

brilliant engineering: Eckert & Mauchley *lucid paper:* Burks, Goldstein & von Neumann

IAS	Princeton	46-52	Bigelow
EDSAC	Cambridge	46-50	Wilkes
MANIAC	Los Alamos	49-52	Metropolis
JOHNIAC	Rand	50-53	-
ILLIAC	Illinois	49-52	
	Argonne	49-53	
SWAC	UCLA-NBS		

UNIVAC - the first commercial computer, 1951

Alan Turing's direct influence on these developments is still being debated by historians.



Dominant Problem: *Reliability*

Mean time between failures (MTBF) MIT's Whirlwind with an MTBF of 20 min. was perhaps the most reliable machine !

Reasons for unreliability:

- 1. Vacuum Tubes
- 2. Storage medium acoustic delay lines mercury delay lines Williams tubes Selections

CORE J. Forrester 1954



Commercial Activity: 1948-52

IBM's SSEC

Selective Sequence Electronic Calculator

- 150 word store.
- Instructions, constraints, and tables of data were read from paper tapes.
- 66 Tape reading stations!
- Tapes could be glued together to form a loop!
- Data could be output in one phase of computation and read in the next phase of computation.



And then there was IBM 701

IBM 701 -- 30 machines were sold in 1953-54

IBM 650 -- a cheaper, drum based machine, more than 120 were sold in 1954 and there were orders for 750 more!

Users stopped building their own machines.

Why was IBM late getting into computer technology?

IBM was making too much money! Even without computers, IBM revenues were doubling every 4 to 5 years in 40's and 50's.



Software Developments

up to 1955 Libraries of numerical routines

- Floating point operations
- Transcendental functions
- Matrix manipulation, equation solvers, . . .

1955-60 *High level Languages* - Fortran 1956 *Operating Systems* -

- Assemblers, Loaders, Linkers, Compilers
- Accounting programs to keep track of usage and charges


Machines required *experienced operators*

- ⇒ Most users could not be expected to understand these programs, much less write them
- ⇒ Machines had to be sold with a lot of resident software



6.823 L1-21 Arvind

Factors that Influence Computer Architecture



Software played almost no role in defining an architecture before mid fifties.

special-purpose *versus* general-purpose machines



Microprocessors Economics since 1990's

Huge teams design state-of-the-art microprocessors

PentiumPro ~ 500 engineers Itanium ~ 1000 engineers

- Huge investments in fabrication lines and technology
 - \Rightarrow to improve clock-speeds and yields
 - \Rightarrow to build new peripheral chips (memory controllers, ...)
- Economics
 - \Rightarrow price drops to one tenth in 2-3 years
 - \Rightarrow need to sell 2 to 4 million units to breakeven

The cost of launching a new ISA is prohibitive and the advantage is dubious!



Compatibility

Essential for *portability* and *competition* Its importance increases with the market size but it is also the most *regressive* force

What does compatibility mean?

Instruction Set Architecture (ISA) compatibility

The same assembly program can run on an upward compatible model

then IBM 360/370 ... now Intel x86 (IA32), IA64

System and application software developers expect more than ISA compatibility (API's)

applications		
operating system		
proc + mem + I/O		

Java?

Perpetual tension

Language/ Compiler/ System software designer

Need mechanisms to support important abstractions \Rightarrow

Determine compilation strategy; new language abstractions Architect/Hardware designer

Decompose each mechanism into essential micro-mechanisms and determine its feasibility and cost effectiveness

Propose mechanisms and features for performance

Architects main concerns are performance (both absolute and MIPs/\$), and power (both absolute and MIPs/watt) in supporting a broad class of software systems.





Influence of Technology and Software on Instruction Sets: Up to the dawn of IBM 360

Arvind

Computer Science and Artificial Intelligence Laboratory M.I.T.

Based on the material prepared by Arvind and Krste Asanovic

Importance of Technology


New technologies not only provide greater speed, size and reliability at lower cost, but more importantly these dictate the kinds of structures that can be considered and thus come to shape our whole view of what a computer is.

Bell & Newell



6.823 L2- 3 Arvind

Technology is the dominant factor in computer design






6.823 L2- 4 Arvind

But Software...

As people write programs and use computers, our understanding of *programming* and *program behavior* improves.

This has profound though slower impact on computer architecture

Modern architects cannot avoid paying attention to software and compilation issues.





Computers in mid 50's

- Hardware was expensive
- Stores were small (1000 words)
 ⇒ No resident system-software!
- Memory access time was 10 to 50 times slower than the processor cycle
 - \Rightarrow Instruction execution time was totally dominated by the *memory reference time*.
- The *ability to design complex control circuits* to execute an instruction was the central design concern as opposed to *the speed* of decoding or an ALU operation
- Programmer's view of the machine was inseparable from the actual hardware implementation



Programmer's view of the machine Arvind IBM 650

A drum machine with 44 instructions

Instruction: 60 1234 1009

 "Load the contents of location 1234 into the distribution; put it also into the upper accumulator; set lower accumulator to zero; and then go to location 1009 for the next instruction."

Good programmers optimized the placement of instructions on the drum to reduce latency!



The Earliest Instruction Sets

Single Accumulator - A carry-over from the calculators.


LOAD STORE	X X	$\begin{array}{l} AC \leftarrow M[x] \\ M[x] \leftarrow (AC) \end{array}$
ADD SUB	X X	$AC \leftarrow (AC) + M[x]$
MUL DIV	X X	Involved a quotient register
SHIFT LEFT SHIFT RIGHT		$AC \leftarrow 2 \times (AC)$
JUMP JGE	X X	$PC \leftarrow x$ if (AC) ≥ 0 then $PC \leftarrow x$
LOAD ADR STORE ADR	X X	AC ← Extract address field(M[x])

Typically less than 2 dozen instructions!



6.823 L2- 8 Arvind

Programming: Single Accumulator Machine





September 12, 2005

Self-Modifying Code

LOOP F1 F2 F3	LOAD JGE ADD STORE LOAD ADD STORE	N DONE ONE N A B C
<i>modify the program for the next iteration</i>	LOAD ADR ADD STORE ADR LOAD ADR ADD STORE ADR LOAD ADR ADD STORE ADR JUMP	F1 ONE F1 F2 ONE F2 F3 ONE F3 LOOP
DONE	HLT	2001

$$C_i \leftarrow A_i + B_i, \quad 1 \le i \le n$$

Each iteration involves		
	total	book- keeping
instruction fetches	17	14
operand fetches	10	8
stores	5	4




September 12, 2005

6.823 L2- 10 Arvind

Processor-Memory Bottleneck: Early Solutions

- Fast local storage in the processor
 - 8-16 registers as opposed to one accumulator
- Indexing capability
 - to reduce book keeping instructions
- Complex instructions
 - to reduce instruction fetches
- Compact instructions
 - implicit address bits for operands, to reduce instruction fetches





Processor State

The information held in the processor at the end of an instruction to provide the processing context for the next instruction.

Program Counter, Accumulator, . . .

Programmer visible state of the processor (and memory) plays a central role in computer organization for both hardware and software:

- Software must make efficient use of it
- If the processing of an instruction can be interrupted then the *hardware* must save and restore the state in a transparent manner

Programmer's machine model is a contract between the hardware and software

Index Registers

Tom Kilburn, Manchester University, mid 50's

One or more specialized registers to simplify address calculation

Modify existing instructions

LOAD	x, IX	$AC \leftarrow M[x + (IX)]$
ADD	x, IX	$AC \leftarrow (AC) + M[x + (IX)]$

Add new instructions to manipulate *index registers*


JZi	x, IX	if (IX)=0 then PC \leftarrow x
		else $IX \leftarrow (IX) + 1$
LOADi	x, IX	$IX \leftarrow M[x]$ (truncated to fit IX)

Index registers have accumulator-like characteristics



. . .

Using Index Registers



 Costs: Instructions are 1 to 2 bits longer Index registers with ALU-like circuitry Complex control



Indexing vs. Index Registers

Suppose instead of registers, memory locations are used to implement index registers. LOAD x, IX

Arithmetic operations on index registers can be performed by bringing the contents to the accumulator

Most bookkeeping instructions will be avoided but each instruction will implicitly cause several fetches and stores


 \Rightarrow complex control circuitry



Operations on Index Registers

To increment index register by k $AC \leftarrow (IX)$ new instruction $AC \leftarrow (AC) + k$ $IX \leftarrow (AC)$ new instruction also the AC must be saved and restored. It may be better to increment IX directly k, IX $IX \leftarrow (IX) + k$ INCi More instructions to manipulate index register x, IX $M[x] \leftarrow (IX)$ (extended to fit a word) **STOREI** . . . IX begins to look like an accumulator \Rightarrow several index registers several accumulators \Rightarrow General Purpose Registers September 12, 2005

Support for Subroutine Calls




A special subroutine jump instruction

M: JSR F $F \leftarrow M + 1$ and jump to F+1



6.823 L2- 17 Arvind

Indirect Addressing and Subroutine Calls



 \Rightarrow Problems with recursive procedure calls




6.823 L2- 18 Arvind

Recursive Procedure Calls and Reentrant Codes

Indirect Addressing through a register LOAD $R_{1'}$ (R_2)

Load register R_1 with the contents of the word whose address is contained in register R_2





September 12, 2005

Evolution of Addressing Modes

1. Single accumulator, absolute address LOAD Х 2. Single accumulator, index registers LOAD x, IX 3. Indirection LOAD (x)4. Multiple accumulators, index registers, indirection LOAD R, IX, x LOAD R, IX, (x) the meaning? or $R \leftarrow M[M[x] + (IX)]$ or $R \leftarrow M[M[x + (IX)]]$ 5. Indirect through registers R_{I} , (R_{I}) LOAD 6. The works LOAD $R_{I}, R_{I}, (R_{\kappa})$ $R_{I} = index, R_{\kappa} = base addr$ September 12, 2005

Variety of Instruction Formats

• *Two address formats:* the destination is same as one of the operand sources

(Reg \times Reg) to Reg (Reg \times Mem) to Reg

 $\begin{array}{rcl} \mathsf{R}_{\mathsf{I}} &\leftarrow & (\mathsf{R}_{\mathsf{I}}) &+ & (\mathsf{R}_{\mathsf{J}}) \\ \mathsf{R}_{\mathsf{I}} &\leftarrow & (\mathsf{R}_{\mathsf{I}}) &+ & \mathsf{M}[\mathsf{x}] \end{array}$

- x can be specified directly or via a register
- effective address calculation for x could include indexing, indirection, ...
- Three address formats: One destination and up to two operand sources per instruction

(Reg x Reg) to Reg $R_{I} \leftarrow (R_{J}) + (R_{K})$ (Reg x Mem) to Reg $R_{I} \leftarrow (R_{J}) + M[x]$



More Instruction Formats

• Zero address formats: operands on a stack

add $M[sp-1] \leftarrow M[sp] + M[sp-1]$ load $M[sp] \leftarrow M[M[sp]]$

- Stack can be in registers or in memory (usually top of stack cached in registers)
- One address formats: Accumulator machines
 - Accumulator is always other implicit operand

Many different formats are possible!



Data Formats and Memory Addresses

Data formats:

Bytes, Half words, words and double words

Some issues


• Byte addressing

Big Endian *vs.* Little Endian



• Word alignment

Suppose the memory is organized in 32-bit words. Can a word address begin only at 0, 4, 8,?





Some Problems

 Should all addressing modes be provided for every operand?

 \Rightarrow regular vs. irregular instruction formats

 Separate instructions to manipulate Accumulators, Index registers, Base registers

 \Rightarrow large number of instructions

 Instructions contained implicit memory references -- several contained more than one

 \Rightarrow very complex control



Compatibility Problem at IBM

By early 60's, *IBM had 4 incompatible lines of computers!*

701	\rightarrow	7094
650	\rightarrow	7074
702	\rightarrow	7080
1401	\rightarrow	7010

Each system had its own

- Instruction set
- I/O system and Secondary Storage:
 - magnetic tapes, drums and disks
- assemblers, compilers, libraries,...
- market niche

business, scientific, real time, ...

\Rightarrow IBM 360



6.823 L2- 25 Arvind

IBM 360 : Design Premises Amdahl, Blaauw and Brooks, 1964

- The design must lend itself to growth and successor machines
- General method for connecting I/O devices
- Total performance answers per month rather than bits per microsecond ⇒ programming aids
- Machine must be capable of *supervising itself* without manual intervention
- Built-in *hardware fault checking* and locating aids to reduce down time
- Simple to assemble systems with redundant I/O devices, memories etc. for *fault tolerance*
- Some problems required floating point words larger than 36 bits



6.823 L2- 26 Arvind

IBM 360: A General-Purpose Register (GPR) Machine

- Processor State
 - 16 General-Purpose 32-bit Registers
 - may be used as index and base register
 - Register 0 has some special properties
 - 4 Floating Point 64-bit Registers
 - A Program Status Word (PSW)
 - PC, Condition codes, Control flags
- A 32-bit machine with 24-bit addresses
 No instruction contains a 24-bit address !
- Data Formats
 - 8-bit bytes, 16-bit half-words, 32-bit words, 64-bit double-words



IBM 360: Implementation

Model 30Model 70Storage8K - 64 KB256K - 512 KBDatapath8-bit64-bitCircuit Delay30 nsec/level5 nsec/levelLocal StoreMain StoreTransistor RegistersControl StoreRead only 1µsecConventional circuits

IBM 360 instruction set architecture completely hid the underlying technological differences between various models.

With minor modifications it survives till today



IBM S/390 z900 Microprocessor

- 64-bit virtual addressing
 - first 64-bit S/390 design (original S/360 was 24-bit, and S/370 was 31-bit extension)
- 1.1 GHz clock rate (announced ISSCC 2001)
 - 0.18µm CMOS, 7 layers copper wiring
 - 770MHz systems shipped in 2000
- Single-issue 7-stage CISC pipeline
- Redundant datapaths
 - every instruction performed in two parallel datapaths and results compared
- 256KB L1 I-cache, 256KB L1 D-cache on-chip
- 20 CPUs + 32MB L2 cache per Multi-Chip Module
- Water cooled to 10°C junction temp



What makes a good instruction set?

One that provides a simple software interface yet allows simple, fast, efficient hardware implementations

... but across 25+ year time frame

Example of difficulties:

- Current machines have register files with more storage than entire main memory of early machines!
- On-chip test circuitry in current machines has hundreds of times more transistors than entire early computers!



Full Employment for Architects

- Good news: "Ideal" instruction set changes continually
 - Technology allows larger CPUs over time
 - Technology constraints change (e.g., now it is power)
 - Compiler technology improves (e.g., register allocation)
 - Programming styles change (assembly, HLL, object-oriented, ...)
 - Applications change (e.g., multimedia,)
- Bad news: Software compatibility imposes huge damping coefficient on instruction set innovation
 - Software investment dwarfs hardware investment
 - Innovate at microarchitecture level, below the ISA level (this is what most computer architects do)
- New instruction set can only be justified by new large market and technological advantage
 - Network processors
 - Multimedia processors
 - DSP's

September 12, 2005





Instruction Set Evolution in the Sixties: GPR, Stack, and Load-Store Architectures

Arvind Computer Science and Artificial Intelligence Laboratory M.I.T.

> Based on the material prepared by Arvind and Krste Asanovic

The Sixties

- Hardware costs started dropping
 - memories beyond 32K words seemed likely
 - separate I/O processors
 - large register files
- Systems software development became essential
 - Operating Systems
 - I/O facilities
- Separation of Programming Model from implementation become essential

 family of computers



Issues for Architects in the Sixties

- Stable base for software development
- Support for operating systems – processes, multiple users, I/O
- Implementation of high-level languages – recursion, ...
- Impact of large memories on instruction size
- How to organize the *processor state* from the programming point of view
- Architectures for which fast implementations could be developed



Three Different Directions in the Sixties

- A machine with only a high-level language interface
 - Burrough's 5000, a stack machine
- A family of computers based on a common ISA
 - IBM 360, a General Register Machine
- A pipelined machine with a fast clock (Supercomputer)
 - CDC 6600, a Load/Store architecture




The Burrough's B5000: An ALGOL Machine, Robert Barton, 1960

- Machine implementation can be completely hidden if the programmer is provided only a high-level language interface.
- *Stack machine* organization because stacks are convenient for:
 - 1. expression evaluation;
 - 2. subroutine calls, recursion, nested interrupts;
 - 3. accessing variables in block-structured languages.
- B6700, a later model, had many more innovative features
 - tagged data
 - virtual memory
 - multiple processors and memories




A Stack Machine



A Stack machine has a stack as a part of the processor state


typical operations: push, pop, +, *, ...

Instructions like + implicitly specify the top 2 elements of the stack as operands.






Evaluation of Expressions



Evaluation of Expressions





Hardware organization of the stack

- Stack is part of the processor state

 ⇒ stack must be bounded and small
 ≈ number of Registers, not the size of main memory
- Conceptually stack is unbounded
 - ⇒ a part of the stack is included in the processor state; the rest is kept in the main memory



Stack Size and Memory References

	abc*+adc*	+ e - /
program	stack (size = 2)	memory refs
push a	RO	а
push b	R0 R1	b
push c	R0 R1 R2	c, ss(a)
*	R0 R1	sf(a)
+	RO	
push a	R0 R1	а
push d	R0 R1 R2	d, ss(a+b*c)
push c	R0 R1 R2 R3	c, ss(a)
*	R0 R1 R2	sf(a)
+	R0 R1	sf(a+b*c)
push e	R0 R1 R2	e,ss(a+b*c)
-	R0 R1	sf(a+b*c)
1	RO	

4 stores, 4 fetches (implicit)



6.823 L3- 11 Arvind

Stack Operations and Implicit Memory References

 Suppose the top 2 elements of the stack are kept in registers and the rest is kept in the memory.

Each *push* operation *pop* operation

 $\begin{array}{c} \Rightarrow \\ \Rightarrow \end{array}$


1 memory reference 1 memory reference *No Good!*

 Better performance can be got if the top N elements are kept in registers and memory references are made only when register stack overflows or underflows.

Issue - when to Load/Unload registers ?



Stack Size and Expression Evaluation





Register Usage in a GPR Machine

	(a + b *	c) / (a	a + d *	c - e)
	Load	RO	а	
	Load	R1	С	
D	Load	R2	b	
Reuse R2	Mul	R2	R1	
NZ	Add	R2	RO	
Reuse	Load	R3	d	
R3	Mul	R3	R1	
	Add	R3	RO	
Reuse	e Load	RO	е	
RO	Sub	R3	RO	
	Div	R2	R3	

More control over register usage since registers can be named explicitly

Load	Ri m
Load	Ri (Rj)
Load	Ri (Rj) (Rk)

 \Rightarrow


- eliminates unnecessary Loads and Stores
- fewer Registers


but instructions may be longer!



Procedure Calls


- Storage for procedure calls also follows a stack discipline
- However, there is a need to access variables beyond the current stack frame
 - lexical addressing < II, d >
 - display registers to speed up accesses to stack frames





Stack Machines: Essential features

- In addition to push, pop, + etc., the instruction set must provide the capability to
 - refer to any element in the data area
 - jump to any instruction in the code area
 - move any element in the stack frame to the top





6.823 L3- 16 Arvind

Stack versus GPR Organization Amdahl, Blaauw and Brooks, 1964

- The performance advantage of push down stack organization is derived from the presence of fast registers and not the way they are used.
- 2. "Surfacing" of data in stack which are "profitable" is approximately 50% because of constants and common subexpressions.
- 3. Advantage of instruction density because of implicit addresses is equaled if short addresses to specify registers are allowed.
- 4. Management of finite depth stack causes complexity.
- 5. Recursive subroutine advantage can be realized only with the help of an independent stack for addressing.
- 6. Fitting variable length fields into fixed width word is awkward.



Stack Machines (Mostly) Died by 1980

- 1. Stack programs are not smaller if short (Register) addresses are permitted.
- 2. Modern compilers can manage fast register space better than the stack discipline.
- 3. Lexical addressing is a useful abstract model for compilers but hardware support for it (i.e. display) is not necessary.

GPR's and caches are better than stack and displays

Early language-directed architectures often did not take into account the role of compilers!

B5000, B6700, HP 3000, ICL 2900, Symbolics 3600



Stacks post-1980

- Inmos Transputers (1985-2000)
 - Designed to support many parallel processes in Occam language
 - Fixed-height stack design simplified implementation
 - Stack trashed on context swap (fast context switches)
 - Inmos T800 was world's fastest microprocessor in late 80's
- Forth machines
 - Direct support for Forth execution in small embedded realtime environments
 - Several manufacturers (Rockwell, Patriot Scientific)
- Java Virtual Machine
 - Designed for software emulation not direct hardware execution
 - Sun PicoJava implementation + others
- Intel x87 floating-point unit
 - Severely broken stack model for FP arithmetic
 - Deprecated in Pentium-4 replaced with SSE2 FP registers





A five-minute break to stretch your legs

6.823 L3- 20 Arvind

IBM 360: A General-Purpose Register (GPR) Machine

- Processor State
 - 16 General-Purpose 32-bit Registers
 - may be used as index and base register
 - Register 0 has some special properties
 - 4 Floating Point 64-bit Registers
 - A Program Status Word (PSW)
 - PC, Condition codes, Control flags
- A 32-bit machine with 24-bit addresses
 No instruction contains a 24-bit address !
- Data Formats
 - 8-bit bytes, 16-bit half-words, 32-bit words, 64-bit double-words



IBM 360: Precise Interrupts

- IBM 360 ISA (Instruction Set Architecture) preserves sequential execution model
- Programmers view of machine was that each instruction either completed or signaled a fault before next instruction began execution
- Exception/interrupt behavior constant across family of implementations



IBM 360: Original family

Model 30Model 70Storage8K - 64 KB256K - 512 KBDatapath8-bit64-bitCircuit Delay30 nsec/level5 nsec/levelLocal StoreMain StoreTransistor RegistersControl StoreRead only 1µsecConventional circuits

IBM 360 instruction set architecture completely hid the underlying technological differences between various models.

With minor modifications it survives till today



IBM S/390 z900 Microprocessor

- 64-bit virtual addressing
 - first 64-bit S/390 design (original S/360 was 24-bit, and S/370 was 31-bit extension)
- 1.1 GHz clock rate (announced ISSCC 2001)
 - 0.18µm CMOS, 7 layers copper wiring
 - 770MHz systems shipped in 2000
- Single-issue 7-stage CISC pipeline
- Redundant datapaths
 - every instruction performed in two parallel datapaths and results compared
- 256KB L1 I-cache, 256KB L1 D-cache on-chip
- 20 CPUs + 32MB L2 cache per Multi-Chip Module
- Water cooled to 10°C junction temp



IBM 360: Some Addressing Modes

	8	4	4		
RR	opcode	R1	R2	R1←(R1) op (R2)	
	8	4	4	4	12
RD	opcode	R	Х	В	D

R ← (R) op M[(X) + (B) + D] a 24-bit address is formed by adding the 12-bit displacement (D) to a base register (B)

and an Index register (X), if desired

The most common formats for arithmetic & logic instructions, as well as Load and Store instructions



IBM 360: Character String Operations

8	8	4	12	4	12
opcode	length	B1	D1	B2	D2

SS format: store to store instructions M[(B1) + D1] ← M[(B1) + D1] op M[(B2) + D2] iterate "length" times

Most operations on decimal and character strings use this format

MVC move charactersMP multiply two packed decimal stringsCLC compare two character strings

Multiple memory operations per instruction complicates exception & interrupt handling

IBM 360: Branches & Condition Codes

- Arithmetic and logic instructions set condition codes
 - equal to zero
 - greater than zero
 - overflow
 - carry...
- I/O instructions also set condition codes
 - channel busy
- Conditional branch instructions are based on testing condition code registers (CC's)
 - RX and RR formats
 - BC_ branch conditionally
 - BAL_ branch and link, i.e., $R15 \leftarrow (PC)+1$ for subroutine calls

 \Rightarrow CC's must be part of the PSW




CDC 6600 Seymour Cray, 1964

- A fast pipelined machine with 60-bit words
- Ten functional units
 - Floating Point: adder, multiplier, divider
 - Integer: adder, multiplier
- Hardwired control (no microcoding)
- Dynamic scheduling of instructions using a scoreboard
- Ten Peripheral Processors for Input/Output

 a fast time-shared 12-bit integer ALU
- Very fast clock
- Novel freon-based technology for cooling



CDC 6600: Datapath





6.823 L3- 29 Arvind

CDC 6600: A Load/Store Architecture

- Separate instructions to manipulate three types of reg.
 - 8 60-bit data registers (X)
 - 8 18-bit address registers (A)
 - 8 18-bit index registers (B)
- All arithmetic and logic instructions are reg-to-reg

 $R_i \leftarrow (R_j) \text{ op } (R_k)$

• Only Load and Store instructions refer to memory!

Touching address registers 1 to 5 initiates a load 6 to 7 initiates a store - very useful for vector operations



CDC6600: Vector Addition

B0
$$\leftarrow$$
 - n
loop: JZE B0, exit
A0 \leftarrow B0 + a0 load X0
A1 \leftarrow B0 + b0 load X1
X6 \leftarrow X0 + X1
A6 \leftarrow B0 + c0 store X6
B0 \leftarrow B0 + 1
jump loop

Ai = address register Bi = index register Xi = data register



What makes a good instruction set?

One that provides a simple software interface yet allows simple, fast, efficient hardware implementations

... but across 25+ year time frame

Example of difficulties:

- Current machines have register files with more storage than entire main memory of early machines!
- On-chip test circuitry in current machines has hundreds of times more transistors than entire early computers!



Full Employment for Architects

- Good news: "Ideal" instruction set changes continually
 - Technology allows larger CPUs over time
 - Technology constraints change (e.g., now it is power)
 - Compiler technology improves (e.g., register allocation)
 - Programming styles change (assembly, HLL, object-oriented, ...)
 - Applications change (e.g., multimedia,)
- Bad news: Software compatibility imposes huge damping coefficient on instruction set innovation
 - Software investment dwarfs hardware investment
 - Innovate at microarchitecture level, below the ISA level (this is what most computer architects do)
- New instruction set can only be justified by new large market and technological advantage
 - Network processors
 - Multimedia processors
 - DSP's





Microprogramming

Arvind Computer Science & Artificial Intelligence Lab M.I.T.


Based on the material prepared by Arvind and Krste Asanovic

ISA to Microarchitecture Mapping

- An ISA often designed for a particular microarchitectural style, e.g.,
 - CISC \Rightarrow microcoded
 - RISC \Rightarrow hardwired, pipelined
 - VLIW \Rightarrow fixed latency in-order pipelines
 - JVM \Rightarrow software interpretation
- But an ISA can be implemented in any microarchitectural style
 - Pentium-4: hardwired pipelined CISC (x86) machine (with some microcode support)
 - This lecture: a microcoded RISC (MIPS) machine
 - Intel will probably eventually have a dynamically scheduled out-of-order VLIW (IA-64) processor
 - PicoJava: A hardware JVM processor




Microarchitecture: Implementation of an ISA




Microcontrol Unit Maurice Wilkes, 1954

Embed the control logic state table in a memory array





Microcoded Microarchitecture





C (online) for full

The MIPS32 ISA

• Processor State

32 32-bit GPRs, R0 always contains a 0 16 double-precision/32 single-precision FPRs FP status register, used for FP compares & exceptions PC, the program counter some other special registers See H&P p129-137 & Appendix

• Data types

8-bit byte, 16-bit half word
32-bit word for integers
32-bit word for single precision floating point
64-bit word for double precision floating point


Load/Store style instruction set

data addressing modes- immediate & indexed branch addressing modes- PC relative & register indirect Byte addressable memory- big-endian mode

All instructions are 32 bits




MIPS Instruction Formats






A Bus-based Datapath for MIPS



Memory Module addr busy Write(1)/Read(0) RAM we Enable din dout bus

Assumption: Memory operates asynchronously and is slow as compared to Reg-to-Reg transfers





Instruction Execution

Execution of a MIPS instruction involves

- 1. instruction fetch
- 2. decode and register fetch
- 3. ALU operation
- 4. memory operation (optional)
- 5. write back to register file (optional)
 - + the computation of the next instruction address



Microprogram Fragments

instr fetch:	$MA \leftarrow PC$ $A \leftarrow PC$ $IR \leftarrow Memory$ $PC \leftarrow A + 4$ dispatch on OPcode	can be treated as a macro
ALU:	A ← Reg[rs] B ← Reg[rt] Reg[rd] ← func(A,B) <i>do</i> instruction fetch	

ALUi:

sign extension ...




Microprogram Fragments (cont.)

LW:	$A \leftarrow Reg[rs]$ $B \leftarrow Imm$ $MA \leftarrow A + B$ $Reg[rt] \leftarrow Memory$ <i>do</i> instruction fetch	
J:	$A \leftarrow PC$ $B \leftarrow IR$ $PC \leftarrow JumpTarg(A,B)$ <i>do</i> instruction fetch	JumpTarg(A,B) = {A[31:28],B[25:0],00}
beqz:	A ← Reg[rs] If zero?(A) then go a do instruction fetch	to bz-taken
bz-taken:	$A \leftarrow PC$ $B \leftarrow Imm << 2$ $PC \leftarrow A + B$ <i>do</i> instruction fetch	



MIPS Microcontroller: first attempt





Microprogram in the ROM worksheet

State	Ор	zero?	busy	Control points r	ext-state
fetcho	*	*	*	$MA \leftarrow PC$	fetch ₁
fetch ₁	*	*	yes		fetch ₁
fetch	*	*	no	IR ← Memory	fetch ₂
fetch ₂	*	*	*	$A \leftarrow PC$	fetch ₃
fetch ₃	*	*	*	PC ← A + 4	?
fetch ₃	ALU	*	*	$PC \leftarrow A + 4$	ALU ₀
ALU ₀	*	*	*	$A \leftarrow \text{Reg}[rs]$	ALU ₁
	*	*	*	$B \leftarrow Reg[rt]$	ALU ₂
ALU ₂	*	*	*	$Reg[rd] \leftarrow func(A,B)$	<u> </u>



Microprogram in the ROM

State O	p zero?	busy	Control points	next-state
fetch _o *	* *	*	$MA \leftarrow PC$	fetch ₁
fetch ₁ *	* *	yes		fetch
fetch ₁ *	* *	no	IR ← Memory	fetch ₂
fetch ₂ *	* *	*	$A \leftarrow PC$	fetch ₃
fetch ₃ A	LU *	*	$PC \leftarrow A + 4$	ALU
fetch ₃ A	LUi *	*	$PC \leftarrow A + 4$	ALUi
fetch ₃ L		*	$PC \leftarrow A + 4$	LWo
fetch ₃ S	W *	*	$PC \leftarrow A + 4$	SW ₀
fetch ₃ J	*	*	$PC \leftarrow A + 4$	J ₀
fetch ₃ J	AL *	*	$PC \leftarrow A + 4$	JĂL
fetch ₃ J		*	$PC \leftarrow A + 4$	JR
fetch ₃ J		*	$PC \leftarrow A + 4$	JAĽR
fetch ₃ b		*	$PC \leftarrow A + 4$	beqz ₀
 ALU ₀ *	*	*	$A \leftarrow Reg[rs]$	ALU ₁
ALU_1 *	*	*		ALU ₂
ALU ₂ *	*	*	$Reg[rd] \leftarrow func(A,B)$	<u> </u>



September 21, 2005

CSAII


Microprogram in the ROM Cont.

	State	Ор	zero?	busy	Control points	next-state
_	ALUi _o	*	*	*	$A \leftarrow \text{Reg}[rs]$	ALUi ₁
	ALUi ₁	sExt	*	*	$B \leftarrow sExt_{16}(Imm)$	ALUi ₂
	ALUi ₁	uExt	*	*	$B \leftarrow uExt_{16}(Imm)$	ALUI2
	ALUi ₂	*	*	*	$Reg[rd] \leftarrow Op(A,B)$	fetch ₀
	•••					
	J ₀	*	*	*	$A \leftarrow PC$	J ₁
	J ₁	*	*	*	$B \leftarrow IR$	J_2
	J_2	*	*	*	$PC \leftarrow JumpTarg(A,B)$	fetch _o
	•••					
	beqz ₀	*	*	*	$A \leftarrow Reg[rs]$	beqz ₁
	beqz ₁	*	yes	*	$A \leftarrow PC$	beqz ₂
	beqz ₁	*	no	*		fetch _o
	$beqz_2$	*	*	*	$B \leftarrow sExt_{16}(Imm)$	beqz ₃
	beqz ₃	*	*	*	$PC \leftarrow A + B$	fetch ₀

 $JumpTarg(A,B) = \{A[31:28], B[25:0], 00\}$

. . .

Size of Control Store



Control ROM = $2^{(8+6)}$ x 23 bits \approx 48 Kbytes



Reducing Control Store Size

Control store has to be *fast* \Rightarrow *expensive*

• Reduce the ROM height (= address bits)

 reduce inputs by extra external logic each input bit doubles the size of the control store

- reduce states by grouping opcodes
 - find common sequences of actions

– condense input status bits

combine all exceptions into one, i.e., exception/no-exception


Reduce the ROM width

- restrict the next-state encoding

- Next, Dispatch on opcode, Wait for memory, ...
- encode control signals (vertical microcode)



MIPS Controller V2



Jump Logic

μPCSrc = <i>Case</i> μJumpTypes	μ PCSrc =	Case	µJump ⁻	Fypes
---------------------------------	---------------	------	--------------------	--------------

next	\Rightarrow	$\mu PC + 1$
spin	\Rightarrow	if (busy) then μPC else $\mu PC + 1$
fetch	\Rightarrow	absolute
dispatch	\Rightarrow	op-group

- feqz \Rightarrow if (zero) then absolute else μ PC+1
- fnez \Rightarrow if (zero) then μ PC+1 else absolute



Instruction Fetch & ALU: MIPS-Controller-2

State	Control points	next-state
fetch ₀ fetch ₁ fetch ₂ fetch ₃	$MA \leftarrow PC$ $IR \leftarrow Memory$ $A \leftarrow PC$ $PC \leftarrow A + 4$	next spin next dispatch
ALU_0	$A \leftarrow Reg[rs]$	next
ALU_1	$B \leftarrow Reg[rt]$	next
ALU_2	$Reg[rd] \leftarrow func(A,B)$	fetch
ALUi _o	A ← Reg[rs]	next
ALUi ₁	B ← sExt ₁₆ (Imm)	next
ALUi ₂	Reg[rd]← Op(A,B)	fetch



Load & Store: MIPS-Controller-2

State	Control points	next-state
LW_0 LW_1 LW_2 LW_3 LW_4	$A \leftarrow \text{Reg[rs]}$ $B \leftarrow \text{sExt}_{16}(\text{Imm})$ $MA \leftarrow A+B$ $\text{Reg[rt]} \leftarrow \text{Memory}$	next next next spin fetch
SW_0 SW_1 SW_2 SW_3 SW_4	$A \leftarrow \text{Reg[rs]}$ $B \leftarrow \text{sExt}_{16}(\text{Imm})$ $MA \leftarrow A+B$ Memory $\leftarrow \text{Reg[rt]}$	next next next spin fetch



Branches: MIPS-Controller-2

State	Control points	next-state
BEQZ ₀ BEQZ ₁ BEQZ ₂ BEQZ ₃ BEQZ ₄	$A \leftarrow \text{Reg[rs]}$ $A \leftarrow \text{PC}$ $B \leftarrow \text{sExt}_{16}(\text{Imm} < <2)$ $\text{PC} \leftarrow A + B$	next fnez next next fetch
BNEZ ₀ BNEZ ₁	$A \leftarrow Reg[rs]$	next feqz
BNEZ ₂ BNEZ ₃ BNEZ ₄	$A \leftarrow PC$ $B \leftarrow sExt_{16}(Imm < <2)$ $PC \leftarrow A + B$	next



Jumps: *MIPS-Controller-2*


State	Control points	next-state
J ₀ J ₁ J ₂	$\begin{array}{rcl} A & \leftarrow PC \\ B & \leftarrow IR \\ PC & \leftarrow JumpTarg(A,B) \end{array}$	next next 6) fetch
JR ₀	A ← Reg[rs]	next
JR ₁	PC ← A	fetch
JAL ₀	$A \leftarrow PC$	next
JAL ₁	Reg[31] $\leftarrow A$	next
JAL ₂	B $\leftarrow IR$	next
JAL ₃	PC \leftarrow JumpTarg(A,B)	s) fetch
JALR ₀	$A \leftarrow PC$	next
JALR ₁	$B \leftarrow Reg[rs]$	next
JALR ₂	$Reg[31] \leftarrow A$	next
JALR ₃	$PC \leftarrow B$	fetch





Five-minute break to stretch your legs

Implementing Complex Instructions



6.823 L4- 27 Arvind

Mem-Mem ALU Instructions:

MIPS-Controller-2

Mem-Mem AL	<i>U ор</i> М[(rd)] \leftarrow M[(rs)] op M[(rt)]
ALUMM ₀ ALUMM ₁ ALUMM ₂ ALUMM ₃ ALUMM ₄ ALUMM ₅	$MA \leftarrow Reg[rs]$ $A \leftarrow Memory$ $MA \leftarrow Reg[rt]$ $B \leftarrow Memory$ $MA \leftarrow Reg[rd]$ $Memory \leftarrow fun$	next spin next spin next c(A.B) spin
ALUMM ₆		fetch

Complex instructions usually do not require datapath modifications in a microprogrammed implementation -- only extra space for the control program

Implementing these instructions using a hardwired controller is difficult without datapath modifications



Performance Issues

Microprogrammed control

 \Rightarrow multiple cycles per instruction

Cycle time ?

 $t_{C} > max(t_{reg-reg}, t_{ALU}, t_{\mu ROM}, t_{RAM})$


Given complex control, t_{ALU} & t_{RAM} can be broken into multiple cycles. However, $t_{\mu ROM}$ cannot be broken down. Hence

 $t_{\rm C} > \max(t_{\rm reg-reg}, t_{\mu \rm ROM})$

Suppose 10 * $t_{\mu ROM} < t_{RAM}$ Good performance, relative to the single-cycle hardwired implementation, can be achieved even with a CPI of 10



Horizontal vs Vertical µCode



Bits per µInstruction


μInstructions

- Horizontal µcode has wider µinstructions
 - Multiple parallel operations per µinstruction
 - Fewer steps per macroinstruction
 - Sparser encoding \Rightarrow more bits
- Vertical µcode has narrower µinstructions
 - Typically a single datapath operation per μ instruction
 - separate μ instruction for branches
 - More steps to per macroinstruction
 - More compact \Rightarrow less bits
- Nanocoding

- Tries to combine best of horizontal and vertical μcode



Nanocoding



- MC68000 had 17-bit $\mu code$ containing either 10-bit $\mu jump$ or 9-bit nanoinstruction pointer
 - Nanoinstructions were 68 bits wide, decoded to give 196 control signals



Some more history ...

- IBM 360
- Microcoding through the seventies
- Microcoding now



Microprogramming in IBM 360

	M30	M40	M50	M65
Datapath width (bits)	8	16	32	64
µinst width (bits)	50	52	85	87
μcode size (K minsts)	4	4	2.75	2.75
µstore technology	CCROS	TCROS	BCROS	BCROS
µstore cycle (ns)	750	625	500	200
memory cycle (ns)	1500	2500	2000	750
Rental fee (\$K/month)	4	7	15	35

Only the fastest models (75 and 95) were hardwired



Microcode Emulation

- IBM initially miscalculated the importance of software compatibility with earlier models when introducing the 360 series
- Honeywell stole some IBM 1401 customers by offering translation software ("Liberator") for Honeywell H200 series machine
- IBM retaliated with optional additional microcode for 360 series that could emulate IBM 1401 ISA, later extended for IBM 7000 series
 - one popular program on 1401 was a 650 simulator, so some customers ran many 650 programs on emulated 1401s
 - (650 simulated on 1401 emulated on 360)



6.823 L4- 34 Arvind

Microprogramming thrived in the Seventies

- Significantly faster ROMs than DRAMs were available
- For complex instruction sets, datapath and controller were *cheaper and simpler*
- *New instructions*, e.g., floating point, could be supported without datapath modifications
- Fixing bugs in the controller was easier
- ISA compatibility across various models could be achieved easily and cheaply

Except for the cheapest and fastest machines, all computers were microprogrammed



Writable Control Store (WCS)

- Implement control store with SRAM not ROM
 - MOS SRAM memories now almost as fast as control store (core memories/DRAMs were 2-10x slower)
 - Bug-free microprograms difficult to write
- User-WCS provided as option on several minicomputers
 - Allowed users to change microcode for each process
- User-WCS failed
 - Little or no programming tools support
 - Difficult to fit software into small space
 - Microcode control tailored to original ISA, less useful for others
 - Large WCS part of processor state expensive context switches
 - Protection difficult if user can change microcode
 - Virtual memory required restartable microcode



Microprogramming: *late seventies*

- With the advent of VLSI technology assumptions about ROM & RAM speed became invalid
- Micromachines became more complicated
 - Micromachines were pipelined to overcome slower ROM
 - Complex instruction sets led to the need for subroutine and call stacks in μcode
 - Need for fixing bugs in control programs was in conflict with read-only nature of μROM ⇒ WCS (B1700, QMachine, Intel432, ...)
- Introduction of caches and buffers, especially for instructions, made multiple-cycle execution of reg-reg instructions unattractive



Modern Usage

- Microprogramming is far from extinct
- Played a crucial role in micros of the Eighties Motorola 68K series Intel 386 and 486
- Microcode pays an assisting role in most modern CISC micros (AMD Athlon, Intel Pentium-4 ...)
 - Most instructions are executed directly, i.e., with hard-wired control
 - Infrequently-used and/or complicated instructions invoke the microcode engine
- Patchable microcode common for post-fabrication bug fixes, e.g. Intel Pentiums load μcode patches at bootup





Thank you !



Single-Cycle Processors: Datapath & Control

Arvind Computer Science & Artificial Intelligence Lab M.I.T.

Based on the material prepared by Arvind and Krste Asanovic

6.823 L5- 2 Arvind

Instruction Set Architecture (ISA) versus Implementation

- ISA is the hardware/software interface
 - Defines set of programmer visible state
 - Defines instruction format (bit encoding) and instruction semantics
 - Examples: MIPS, x86, IBM 360, JVM
- Many possible implementations of one ISA
 - 360 implementations: model 30 (c. 1964), z900 (c. 2001)
 - x86 implementations: 8086 (c. 1978), 80186, 286, 386, 486, Pentium, Pentium Pro, Pentium-4 (c. 2000), AMD Athlon, Transmeta Crusoe, SoftPC
 - MIPS implementations: R2000, R4000, R10000, ...
 - JVM: HotSpot, PicoJava, ARM Jazelle, ...



Processor Performance


	Instructions	Cycles	<u>Time</u>
Program	Program *	Instruction	* Cycle

- Instructions per program depends on source code, compiler technology, and ISA
- Cycles per instructions (CPI) depends upon the ISA and the microarchitecture
- Time per cycle depends upon the microarchitecture and the base technology


this lecture	Microarchitecture	CPI	cycle time
	Microcoded	>1	short
	Single-cycle unpipelined	1	long
	Pipelined	1	short



Microarchitecture: Implementation of an ISA



Hardware Elements




Edge-triggered: Data is sampled at the rising edge



Q_{n-1}

Register Files




- No timing issues in reading a selected register
- Register files with a large number of ports are difficult to design
 - Intel's Itanium, GPR File has 128 registers with 8 read ports and 4 write ports!!!

September 26, 2005



A Simple Memory Model



Reads and writes are always completed in one cycle

- a Read can be done any time (i.e. combinational)
- a Write is performed at the rising clock edge if it is enabled

⇒ the write address and data must be stable at the clock edge

Later in the course we will present a more realistic model of memory



6.823 L5- 8 Arvind

Implementing MIPS:

Single-cycle per instruction datapath & control logic



September 26, 2005

The MIPS ISA

Processor State

32 32-bit GPRs, RO always contains a 0
32 single precision FPRs, may also be viewed as 16 double precision FPRs
FP status register, used for FP compares & exceptions PC, the program counter some other special registers

Data types

8-bit byte, 16-bit half word32-bit word for integers32-bit word for single precision floating point64-bit word for double precision floating point

Load/Store style instruction set

data addressing modes- immediate & indexed branch addressing modes- PC relative & register indirect Byte addressable memory- big endian mode

All instructions are 32 bits



Instruction Execution


Execution of an instruction involves

- 1. instruction fetch
- 2. decode and register fetch
- 3. ALU operation
- 4. memory operation (optional)
- 5. write back


and the computation of the address of the *next instruction*



Datapath: Reg-Reg ALU Instructions




Datapath: Reg-Imm ALU Instructions



CSAIL


Conflicts in Merging Datapath



September 26, 2005

CSAIL

Datapath for ALU Instructions



September 26, 2005

Datapath for Memory Instructions

Should program and data memory be separate?

Harvard style: separate (Aiken and Mark 1 influence)


- read-only program memory
- read/write data memory at some level the two memories have to be the same

Princeton style: the same (von Neumann's influence)

 A Load or Store instruction requires accessing the memory more than once during its execution



Load/Store Instructions: Harvard Datapath



September 26, 2005



MIPS Control Instructions

Conditional (on GPR) PC-relative branch

6	5	5	16	
opcode	rs		offset	BEQZ, BNEZ

Unconditional register-indirect jumps

_	6	5	5	16	
	opcode	rs			JR, JALR

Unconditional absolute jumps


6	26	
opcode	target	J, JAL

- PC-relative branches add offset×4 to PC+4 to calculate the target address (offset is in words): ±128 KB range
- Absolute jumps append target×4 to PC<31:28> to calculate the target address: 256 MB range
- jump-&-link stores PC+4 into the link register (R31)
- All Control Transfers are delayed by 1 instruction we will worry about the branch delay slot later



CSAIL


Conditional Branches (BEQZ, BNEZ)




September 26, 2005

CSAIL

Register-Indirect Jumps (JR)




Register-Indirect Jump-&-Link (JALR)






Absolute Jumps (J, JAL)





CSAIL

Harvard-Style Datapath for MIPS





Five-minute break to stretch your legs

6.823 L5- 24 Arvind

Single-Cycle Hardwired Control: Harvard architecture

We will assume

- clock period is sufficiently long for all of the following steps to be "completed":
 - 1. instruction fetch
 - 2. decode and register fetch
 - 3. ALU operation
 - 4. data fetch if required
 - 5. register write-back setup time


 \Rightarrow $t_{C} > t_{IFetch} + t_{RFetch} + t_{ALU} + t_{DMem} + t_{RWB}$

• At the rising edge of the following clock, the PC, the register file and the memory are updated



6.823 L5- 25 Arvind


Hardwired Control is pure Combinational Logic





September 26, 2005

ALU Control & Immediate Extension





Hardwired Control Table

Opcode	ExtSel	BSrc	OpSel	MemW	RegW	WBSrc	RegDst	PCSrc
ALU	*	Reg	Func	no	yes	ALU	rd	pc+4
ALUi	sExt ₁₆	Imm	Ор	no	yes	ALU	rt	pc+4
ALUiu	uExt ₁₆	Imm	Ор	no	yes	ALU	rt	pc+4
LW	sExt ₁₆	Imm	+	no	yes	Mem	rt	pc+4
SW	sExt ₁₆	Imm	+	yes	no	*	*	pc+4
BEQZ _{z=0}	sExt ₁₆	*	0?	no	no	*	*	br
BEQZ _{z=1}	sExt ₁₆	*	0?	no	no	*	*	pc+4
J	*	*	*	no	no	*	*	jabs
JAL	*	*	*	no	yes	PC	R31	jabs
JR	*	*	*	no	no	*	*	rind
JALR	*	*	*	no	yes	PC	R31	rind

BSrc = Reg / Imm

WBSrc = ALU / Mem / PC RegDst = rt / rd / R31 PCSrc = pc+4 / br / rind / jabs




Pipelined MIPS

To pipeline MIPS:

- First build MIPS without pipelining with CPI=1
- Next, add pipeline registers to reduce cycle time while maintaining CPI=1



Pipelined Datapath




Clock period can be reduced by dividing the execution of an instruction into multiple cycles

 $t_{C} > max \{t_{IM}, t_{RF}, t_{ALU}, t_{DM}, t_{RW}\} (= t_{DM} probably)$ However, CPI will increase unless instructions are pipelined



An Ideal Pipeline



- All objects go through the same stages
- No sharing of resources between any two stages
- Propagation delay through all pipeline stages is equal
- The scheduling of an object entering the pipeline is not affected by the objects in other stages

These conditions generally hold for industrial assembly lines. But can an instruction pipeline satisfy the last condition?



6.823 L5- 31 Arvind

How to divide the datapath into stages


Suppose memory is significantly slower than other stages. In particular, suppose

$$\begin{array}{ll} t_{IM} &= 10 \text{ units} \\ t_{DM} &= 10 \text{ units} \\ t_{ALU} &= 5 \text{ units} \\ t_{RF} &= 1 \text{ unit} \\ t_{RW} &= 1 \text{ unit} \end{array}$$

Since the slowest stage determines the clock, it may be possible to combine some stages without any loss of performance



Alternative Pipelining



Write-back stage takes much less time than other stages. Suppose we combined it with the memory phase



Maximum Speedup by Pipelining

	Assumptions	Unpipelined	Pipelined S	Speedup
1.	$\begin{array}{ll}t_{IM}=t_{DM}=&10,\\t_{ALU}=&5,\\t_{RF}=&t_{RW}=&1\end{array}$	t _C	t _C	
	4-stage pipeline	27	10	2.7
2.	$t_{IM} = t_{DM} = t_{ALU} = t_{RF} = t_{RW} =$ 4-stage pipeline	5 25	10	2.5
3.	$t_{IM} = t_{DM} = t_{ALU} = t_{RF} = t_{RW} =$ 5-stage pipeline	5 25	5	5.0

It is possible to achieve higher speedup with more stages in the pipeline.





Thank you !



Pipeline Hazards

Arvind Computer Science and Artificial Intelligence Laboratory M.I.T.

Based on the material prepared by Arvind and Krste Asanovic

Technology Assumptions

- A small amount of very fast memory (caches) backed up by a large, slower memory
- Fast ALU (at least for integers)
- Multiported Register files (slower!)


It makes the following timing assumption valid

$$t_{\text{IM}} \approx t_{\text{RF}} \approx t_{\text{ALU}} \approx t_{\text{DM}} \approx t_{\text{RW}}$$

A 5-stage pipelined Harvard architecture will be the focus of our detailed design



5-Stage Pipelined Execution






6.823 L6- 4 Arvind

CSAIL


5-Stage Pipelined Execution Resource Usage Diagram



September 28, 2005

6.823 L6- 5 Arvind

Pipelined Execution: ALU Instructions




Not quite correct!

We need an Instruction Reg (IR) for each stage



IR's and Control points




Are control points connected properly?

- ALU instructions
- Load/Store instructions
- Write back



Pipelined MIPS Datapath without jumps





6.823 L6- 8 Arvind

How Instructions can Interact with each other in a pipeline


- An instruction in the pipeline may need a resource being used by another instruction in the pipeline
 - structural hazard
- An instruction may produce data that is needed by a later instruction

 data hazard
- In the extreme case, an instruction may determine the next instruction to be executed

- control hazard (branches, interrupts,...)



Data Hazards



 $\begin{array}{l} \cdots \\ r1 \leftarrow r0 + 10 \\ r4 \leftarrow r1 + 17 \end{array}$

r1 is stale. Oops!



September 28, 2005

. . .

Resolving Data Hazards


Freeze earlier pipeline stages until the data becomes available \Rightarrow interlocks

If data is available somewhere in the datapath provide a *bypass* to get it to the right stage

Speculate about the hazard resolution and kill the instruction later if the speculation is wrong.



Feedback to Resolve Hazards




- Detect a hazard and provide feedback to previous stages to *stall or kill instructions*
- Controlling a pipeline in this manner works provided the instruction at stage i+1 can complete without any interference from instructions in stages 1 to i (otherwise deadlocks may occur)




6.823 L6- 12 Arvind


Interlocks to resolve Data Hazards






Stalled Stages and Pipeline Bubbles











Interlock Control Logic



Compare the *source registers* of the instruction in the decode stage with the *destination register* of the *uncommitted* instructions. September 28, 2005



Interlocks Control Logic ignoring jumps & branches



Should we always stall if the rs field matches some rd? not every instruction writes a register \Rightarrow we not every instruction reads a register \Rightarrow re




Source & Destination Registers


	R-type:	op rs	rt	rd f	unc
	I-type:	op rs	rt	immediate1	6
	J-type:	ор	imme	diate26	
				source(s)	destination
ALU	$rd \leftarrow (rs) fu$	Inc (rt)		rs, rt	rd
ALUi	$rt \leftarrow (rs) op$	imm		rs	rt
LW	$rt \leftarrow M[(rs) + imm]$			rs	rt
SW	$M[(rs) + imm] \leftarrow (rt)$			rs, rt	
ΒZ	<i>cond</i> (rs)				
	true: PC ←	- (PC) + imm		rs	
	<i>false:</i> PC ←	- (PC) + 4		rs	
J	$PC \leftarrow (PC)$	+ imm			
JAL	r31 ← (PC)	, PC \leftarrow (PC) +	imm		31
JR	$PC \leftarrow (rs)$			rs	
JALR	r31 ← (PC)	, PC \leftarrow (rs)		rs	31




Deriving the Stall Signal



$$\begin{bmatrix} C_{stall} \\ stall = ((rs_{D} = ws_{E}).we_{E} + \\ (rs_{D} = ws_{M}).we_{M} + \\ (rs_{D} = ws_{W}).we_{W}) . re1_{D} + \\ ((rt_{D} = ws_{E}).we_{E} + \\ (rt_{D} = ws_{M}).we_{M} + \\ (rt_{D} = ws_{W}).we_{W}) . re2_{D} \end{bmatrix}$$



Hazards due to Loads & Stores



Is there any possible data hazard in this instruction sequence?


September 28, 2005

. . .

 $r4 \leftarrow M[(r3)+5]$



Load & Store Hazards



 $(r1)+7 = (r3)+5 \implies data hazard$

However, the hazard is avoided because *our memory system completes writes in one cycle !*

Load/Store hazards, even when they do exist, are often resolved in the memory system itself.

More on this later in the course.






Five-minute break to stretch your legs

Complications due to Jumps


kill

ADD

ADD



How?




-104

304

I₃

Ι_Δ


Pipelining Jumps




September 28, 2005




Jump Pipeline Diagrams





 $nop \Rightarrow pipeline bubble$

Pipelining Conditional Branches






Branch condition is not known until the execute stage *what action should be taken in the decode stage ?*




September 28, 2005

Pipelining Conditional Branches



September 28, 2005

Pipelining Conditional Branches



 \Rightarrow stall signal is not valid



September 28, 2005

I₁

l₂

I₃

14

New Stall Signal

stall = (((
$$rs_D = ws_E$$
). we_E + ($rs_D = ws_M$). we_M + ($rs_D = ws_W$). we_W). $re1_D$
+ (($rt_D = ws_E$). we_E + ($rt_D = ws_M$). we_M + ($rt_D = ws_W$). we_W). $re2_D$
). !(($opcode_E = BEQZ$). z + ($opcode_E = BNEZ$).! z)


Don't stall if the branch is taken. Why?

Instruction at the decode stage is invalid



6.823 L6- 28 Arvind

Control Equations for PC and IR Muxes




Give priority to the older instruction, i.e., execute stage instruction over decode stage instruction



6.823 L6- 29 Arvind

CSAIL

Branch Pipeline Diagrams (resolved in execute stage)




September 28, 2005

6.823 L6- 30 Arvind

Reducing Branch Penalty (resolve in decode stage)

• One pipeline bubble can be removed if an extra comparator is used in the Decode stage



6.823 L6- 31 Arvind

Branch Delay Slots (expose control hazard to software)

- Change the ISA semantics so that the instruction that follows a jump or branch is always executed
 - gives compiler the flexibility to put in a useful instruction where normally a pipeline bubble would have resulted.




branch outcome

 Other techniques include branch prediction, which can dramatically reduce the branch penalty... to come later




Bypassing




Each stall or kill introduces a bubble in the pipeline $\Rightarrow CPI > 1$

A new datapath, i.e., *a bypass*, can get the data from the output of the ALU to its input



Adding a Bypass



The Bypass Signal Deriving it from the Stall Signal

stall =
$$(\frac{((rs_D = ws_E).we_E}{+} + (rs_D = ws_M).we_M + (rs_D = ws_W).we_W).re1_D + ((rt_D = ws_E).we_E + (rt_D = ws_M).we_M + (rt_D = ws_W).we_W).re2_D)$$

ws = Case opcode $ALU \Rightarrow rd$ $ALUi, LW \Rightarrow rt$ $JAL, JALR \Rightarrow R31$

 $ASrc = (rs_D = ws_E).we_E.re1_D$

we = *Case* opcode ALU, ALUi, LW \Rightarrow (ws \neq 0) JAL, JALR \Rightarrow on ... \Rightarrow off

Is this correct?

No because only ALU and ALUi instructions can benefit from this bypass

Split we_E into two components: we-bypass, we-stall



Bypass and Stall Signals

Split we_E into two components: we-bypass, we-stall


we-bypass_E = $Case \text{ opcode}_{E}$ ALU, ALUi $\Rightarrow (ws \neq 0)$... $\Rightarrow \text{ off}$ we-stall_E = $Case \text{ opcode}_E$ LW $\Rightarrow (ws \neq 0)$ JAL, JALR $\Rightarrow \text{ on}$... $\Rightarrow \text{ off}$

ASrc =
$$(rs_D = ws_E).we-bypass_E \cdot re1_D$$

stall =
$$((rs_D = ws_E).we-stall_E + (rs_D = ws_M).we_M + (rs_D = ws_W).we_W).re1_D + ((rt_D = ws_E).we_E + (rt_D = ws_M).we_M + (rt_D = ws_W).we_W).re2_D$$



Fully Bypassed Datapath





6.823 L6- 37 Arvind

Why an Instruction may not be dispatched every cycle (CPI>1)

- Full bypassing may be too expensive to implement
 - typically all frequently used paths are provided
 - some infrequently used bypass paths may increase cycle time and counteract the benefit of reducing CPI
- Loads have two cycle latency
 - Instruction after load cannot use load result
 - MIPS-I ISA defined *load delay slots*, a software-visible pipeline hazard (compiler schedules independent instruction or inserts NOP to avoid hazard). Removed in MIPS-II.
- Conditional branches may cause bubbles
 - kill following instruction(s) if no delay slots

Machines with software-visible delay slots may execute significant number of NOP instructions inserted by the compiler.






Thank you !

Multilevel Memories

Dheya Mustafa

Based on the material prepared by Krste Asanovic and Arvind

CPU-Memory Bottleneck




Performance of high-speed computers is usually limited by memory *bandwidth* &*latency*

- Latency)time for a single access(Memory access time >> Processor cycle time
- Bandwidth)number of accesses per unit time(if fraction *m* of instructions access memory, ⇒1+*m* memory references / instruction ⇒ CPI = 1 requires 1+*m* memory refs / cycle

Core Memory

- Core memory was first large scale reliable main memory
 - invented by Forrester in late 40s at MIT for Whirlwind project
- Bits stored as magnetization polarity on small ferrite cores threaded onto 2dimensional grid of wires
- Coincident current pulses on X and Y wires would write cell and also sense original state)destructive reads(
- Robust, non-volatile storage
- Used on space shuttle computers until recently
- Cores threaded onto wires by hand (25 billion a year at peak production)
- Core access time $\sim 1 \mu s$


DEC PDP-8/E Board, 4K words x 12bits, ((1968



Semiconductor Memory, DRAM


- Semiconductor memory began to be competitive in early 1970s
 - Intel formed to exploit market for semiconductor memory
- First commercial DRAM was Intel 1103
 - 1Kbit of storage on single chip
 - charge on a capacitor used to hold value
- Semiconductor memory quickly replaced core in 1970s

One Transistor Dynamic RAM




TiN/Ta2O5/W Capacitor

Processor-DRAM Gap (latency(




Little's Law

Throughput (T) = Number in Flight (N) / Latency (L)



120 independent memory operations in flight!

DRAM Architecture



- Bits stored in -2dimensional arrays on chip
- Modern chips have around 4logical banks on each chip –each logical bank physically implemented as many smaller arrays

DRAM Operation

Three steps in read/write access to a given bank

- Row access (RAS)
 - decode row address, enable addressed row (often multiple Kb in row)
 - bitlines share charge with storage cell
 - small change in voltage detected by sense amplifiers which latch whole row of bits
 - sense amplifiers drive bitlines full rail to recharge storage cells
- Column access (CAS)
 - decode column address to select small number of sense amplifier latches (4, 8, 16, or 32 bits depending on DRAM package)
 - on read, send latched bits out to chip pins
 - on write, change sense amplifier latches which then charge storage cells to required value
 - can perform multiple column accesses on same row without another row access (burst mode)
- Precharge
 - charges bit lines to known value, required before next row access

Each step has a latency of around 20ns in modern DRAMs

Various DRAM standards (DDR, RDRAM) have different ways of encoding the signals for transmission to the DRAM, but all share the same core architecture


Multilevel Memory

Strategy: <u>Hide</u> latency using small, fast memories called caches.

Caches are a mechanism to hide memory latency based on the empirical observation that the patterns of memory references made by a processor are often highly predictable:

	<u>PC</u>	
	96	
loop: ADD r2, r1, r1	100	What is the pattern
SUBI r3, r3, #1	104	of instruction
BNEZ r3, loop	108	memory addresses?
	112	

Typical Memory Reference Patterns



Common Predictable Patterns

Two predictable properties of memory references:


- Temporal Locality: If a location is referenced it is likely to be referenced again in the near future.
- Spatial Locality: If a location is referenced it is likely that locations near it will be referenced in the near future.

Caches

Caches exploit both types of predictability:

- Exploit temporal locality by remembering the contents of recently accessed locations.
- Exploit spatial locality by fetching blocks of data around recently accessed locations.

Memory Hierarchy



- *size*: Register << SRAM << DRAM *why*?
- *latency:* Register << SRAM << DRAM why?
 bandwidth: on chip >> off chip why?
- •*bandwidth:* on-chip >>off-chip

On a data access:


hit (data ∈ fast memory) \Rightarrow low latency access *miss*)data ∉ fast memory) \Rightarrow long latency access (*DRAM*(

Fast mem. effective only if bandwidth requirement at B >>A

Management of Memory Hierarchy

- Small/fast storage, e.g., registers
 - Address usually specified in instruction
 - Generally implemented directly as a register file
 - but hardware might do things behind software's back, e.g., stack management, register renaming
- Large/slower storage, e.g., memory
 - Address usually computed from values in register
 - Generally implemented as a cache hierarchy
 - hardware decides what is kept in fast memory
 - but software may provide "hints", e.g., don't cache or prefetch

A Typical Memory Hierarchy c.2003




Multiported register file (part of CPU(

Large unified secondary cache (on-chip SRAM)


Workstation Memory System)Apple PowerMac G5, (2003

- •Dual 2GHz processors, each with 64KB I- cache, 32KB D-cache, and 512KB L2 unified cache
- •1GB/s1GHz, 2x32-bit bus, 16GB/s
- North Bridge Chip
- •Up to 8GB DRAM, 400MHz, -128bit bus, 6.4GB/s
- AGP Graphics Card, 533MHz, 32-bit bus, .2
- •PCI-X Expansion, 133MHz, -64bit bus, 1 GB/s

Inside a Cache




Cache Algorithm (Read)



Q: Which line do we replace?

Placement Policy



Associative

anywhere


block 12 can be placed anywhere in set 0 (12 mod 4)

Associative


only into block 4 12)mod (8

Mapped


Direct-Mapped Cache




Direct Map Address Selection higher-order vs. lower-order address bits



2-Way Set-Associative Cache



Fully Associative Cache



Replacement Policy


In an associative cache, which block from a set should be evicted when the set becomes full?

- Random
- Least Recently Used (LRU)
 - LRU cache state must be updated on every access
 - true implementation only feasible for small sets (2-way)
 - pseudo-LRU binary tree often used for 4-8 way
- First In, First Out (FIFO) a.k.a. Round-Robin
 - used in highly associative caches
- Not Least Recently Used (NLRU)
 - FIFO with exception for most recently used block

This is a second-order effect. Why?

Block Size and Spatial Locality

Block is unit of transfer between the cache and memory



Larger block size has distinct hardware advantages


- less tag overhead
- exploit fast burst transfers from DRAM
- exploit fast burst transfers over wide busses

What are the disadvantages of increasing block size?

Average Cache <u>Read</u> Latency

 α is HIT RATIO: Fraction of references in cache

- 1α is MISS RATIO: Remaining references



t_c is smallest for which type of cache?

Improving Cache Performance


Average memory access time= Hit time +Miss rate x Miss penalty

To improve performance:

- reduce the miss rate)e.g., larger cache(
- reduce the miss penalty)e.g., L2 cache(
- reduce the hit time

What is the simplest design strategy?

Write Performance



Write Policy


- Cache hit:
 - write through: write both cache & memory
 - generally higher traffic but simplifies cache coherence
 - write back: write cache only)memory is written only when the entry is evicted(
 - a dirty bit per block can further reduce the traffic
- Cache miss:
 - no write allocate: only write to main memory
 - write allocate (aka fetch on write): fetch into cache
- Common combinations:
 - write through and no write allocate
 - write back with write allocate




Dheya Mustafa

Based on the material prepared by Krste Asanovic and Arvind

CPU-Cache Interaction (5-stage pipeline)







Reducing Write Hit Time

Problem: Writes take two cycles in memory stage, one cycle for tag check plus one cycle for data write if hit

Solutions:

- Design data RAM that can perform read and write in one cycle, restore old value after tag miss
- CAM-Tag caches: Word line only enabled if hit
- Pipelined writes: Hold write data for store in single buffer ahead of cache, write cache data during next store's tag check





Write Policy


- Cache hit:
 - write through: write both cache & memory
 - generally higher traffic but simplifies cache coherence
 - write back: write cache only)memory is written only when the entry is evicted(
 - a dirty bit per block can further reduce the traffic


• Cache miss:

- no write allocate: only write to main memory
- write allocate (aka fetch on write): fetch into cache

• Common combinations:

- write through and no write allocate
- write back with write allocate





Improving Cache Performance


Average memory access time = Hit time + Miss rate x Miss penalty

To improve performance:

- reduce the miss rate (e.g., larger cache)
- reduce the miss penalty (e.g., L2 cache)
- reduce the hit time

The simplest design strategy is to design the largest primary cache without slowing down the clock or adding pipeline stages


(but design decisions are more complex with out-oforder or highly pipelined CPUs)





Effect of Cache Parameters on Performance

- Larger cache size
 - + reduces capacity and conflict misses
 - hit time will increase
- Higher associativity
 - + reduces conflict misses (up to around 4-8 way)
 - may increase access time
- Larger block size







Block-level Optimizations


- Tags are too large, i.e., too much overhead
 - Simple solution: Larger blocks, but miss penalty could be large.
- Sub-block placement (aka sector cache)
 - A valid bit added to units smaller than the full block, called sub-blocks
 - Only read a sub-block on a miss
 - If a tag matches, is the word in the cache?


100	
300	
204	


1	1		1	1	1	
1	1		0		0	
0	1	1	0)	1	














22

Inclusion Policy

- Inclusive multilevel cache:
 - Inner cache holds copies of data in outer cache
 - Extra-CPU access needs only check outer cache
 - Most common case


• *Exclusive* multilevel caches:

- Inner cache may hold data not in outer cache
- Swap lines between inner/outer caches on miss
- Used in Athlon with 64KB primary and 256KB secondary cache

Why choose one type of the other?

[Source: K. Asanovic, 2008]

Itanium-2 On-Chip Caches




002)

Level 1, 16KB, 4-way s.a., 64B line, quad-port (2 load+2 store), single cycle latency

Level 2, 256KB, 4-way s.a, 128B line, quad-port (4 load or 4 store), five cycle latency

Level 3, 3MB, 12-way s.a., 128B line, single 32B port, twelve cycle latency


L3 and L2 caches occupy more than 2/3 of total area!






Prefetching

- Speculate on future instruction and data accesses and fetch them into cache(s)
 - Instruction accesses easier to predict than data accesses
- Varieties of prefetching
 - Hardware prefetching
 - Software prefetching
 - Mixed schemes
- What types of misses does prefetching affect?








Hardware Data Prefetching

- Prefetch-on-miss:
 - Prefetch b + 1 upon miss on b
- One Block Lookahead (OBL) scheme
 - Initiate prefetch for block b + 1 when block b is accessed
 - Why is this different from doubling block size?
 - Can extend to N block lookahead
- Strided prefetch
 - If sequence of accesses to block b, b+N, b+2N, then prefetch b+3N etc.





Software Prefetching Issues

- Timing is the biggest issue, not predictability
 - If you prefetch very close to when the data is required, you might be too late
 - Prefetch too early, cause pollution
 - Estimate how long it will take for the data to come into L1, so we can set P appropriately
 - Why is this hard to do?

```
for(i=0; i < N; i++) {
    prefetch( &a[i + P] );
    prefetch( &b[i + P] );
    SUM = SUM + a[i] * b[i];
}</pre>
```

Must consider cost of prefetch instructions




Compiler Optimizations

- Restructuring code affects the data block access sequence
 - Group data accesses together to improve spatial locality
 - Re-order data accesses to improve temporal locality


• Prevent data from entering the cache


- Useful for variables that will only be accessed once before being replaced
- Needs mechanism for software to tell hardware not to cache data (instruction hints or page table bits)
- Kill data that will never be used again
 - Streaming data exploits spatial locality but not temporal locality


- Replace into dead cache locations













Memory Management: From Absolute Addresses to Demand Paging

Joel Emer Computer Science and Artificial Intelligence Laboratory M.I.T.


> Based on the material prepared by Arvind and Krste Asanovic

Memory Management

- The Fifties
 - Absolute Addresses
 - Dynamic address translation
- The Sixties
 - Paged memory systems and TLBs
 - Atlas' Demand paging
- Modern Virtual Memory Systems



Names for Memory Locations



- Machine language address
 - as specified in machine code
- Virtual address
 - ISA specifies translation of machine code address into virtual address of program variable (sometime called *effective* address)
- Physical address
 - ⇒ operating system specifies mapping of virtual address into name for a physical memory location



Absolute Addresses

EDSAC, early 50's

virtual address = physical memory address

- Only one program ran at a time, with unrestricted access to entire machine (RAM + I/O devices)
- Addresses in a program depended upon where the program was to be loaded in memory
- *But* it was more convenient for programmers to write location-independent subroutines

How could location independence be achieved?



Dynamic Address Translation

Motivation

In the early machines, I/O operations were slow and each word transferred involved the CPU

Higher throughput if CPU and I/O of 2 or more programs were overlapped. *How?* ⇒ *multiprogramming*

Location independent programs Programming and storage management ease ⇒ need for a *base register*

Protection


Independent programs should not affect each other inadvertently

 \Rightarrow need for a *bound register*

	>
prog1	lemory
	Σ
	/sica
	hy
prog2	



Simple Base and Bound Translation




Base and bounds registers are visible/accessible only when processor is running in the *supervisor mode*



October 12, 2005

6.823 L9-7 Emer


Separate Areas for Program and Data



What is an advantage of this separation? (Scheme still used today on Cray vector supercomputers)



Memory Fragmentation



As users come and go, the storage is "fragmented". Therefore, at some stage programs have to be moved around to compact the storage.




Paged Memory Systems

 Processor generated address can be interpreted as a pair <page number, offset>

page number offset


 A page table contains the physical address of the base of each page



Page tables make it possible to store the pages of a program non-contiguously.



Private Address Space per User








Where Should Page Tables Reside?

- Space required by the page tables (PT) is proportional to the address space, number of users, ...
 - \Rightarrow Space requirement is large
 - \Rightarrow Too expensive to keep in registers
- Idea: Keep PT of the current user in special registers
 - may not be feasible for large page tables
 - Increases the cost of context swap
- Idea: Keep PTs in the main memory
 - needs one reference to retrieve the page base address and another to access the data word

 \Rightarrow doubles the number of memory references!



Page Tables in Physical Memory



A Problem in Early Sixties

- There were many applications whose data could not fit in the main memory, e.g., payroll
 - Paged memory system reduced fragmentation but still required the whole program to be resident in the main memory
- Programmers moved the data back and forth from the secondary store by *overlaying* it repeatedly on the primary store

tricky programming!



6.823 L9-14 Emer

Manual Overlays

- Assume an instruction can address all the storage on the drum
- *Method 1:* programmer keeps track of addresses in the main memory and initiates an I/O transfer when required
- Method 2: automatic initiation of I/O transfers by software address translation

Brooker's interpretive coding, 1960

40k bits main 40k bits 640k bits drum Central Store

Ferranti Mercury 1956


Problems?

Method1: Difficult, error prone Method2: Inefficient




6.823 L9-15 Emer

Demand Paging in Atlas (1962)





Hardware Organization of Atlas



Compare the effective page address against all 32 PARs match \Rightarrow normal access no match \Rightarrow page fault save the state of the partially executed instruction




Atlas Demand Paging Scheme

- On a page fault:
 - Input transfer into a free page is initiated
 - The Page Address Register (PAR) is updated
 - If no free page is left, a page is selected to be replaced (based on usage)
 - The replaced page is written on the drum
 - to minimize drum latency effect, the first empty page on the drum was selected
 - The page table is updated to point to the new location of the page on the drum



Caching vs. Demand Paging



Caching cache entry cache block (~32 bytes) cache miss (1% to 20%) cache hit (~1 cycle) cache miss (~100 cycles) a miss is handled in hardware Demand paging page-frame page (~4K bytes) page miss (<0.001%) page hit (~100 cycles) page miss(~5M cycles) a miss is handled mostly in *software*





Five-minute break to stretch your legs

6.823 L9-20 Emer

Modern Virtual Memory Systems Illusion of a large, private, uniform store


Protection & Privacy several users, each with their private address space and one or more shared address spaces page table = name space


Demand Paging


Provides the ability to run programs larger than the primary memory

Hides differences in machine configurations

The price is address translation on each memory reference








6.823 L9-21 Emer

Linear Page Table

- Page Table Entry (PTE) contains:
 - A bit to indicate if a page exists
 - PPN (physical page number) for a memoryresident page
 - DPN (disk page number) for a page on the disk
 - Status bits for protection and usage
- OS sets the Page Table Base Register whenever active user process changes



Size of Linear Page Table

- With 32-bit addresses, 4-KB pages & 4-byte PTEs:
 - \Rightarrow 2²⁰ PTEs, i.e, 4 MB page table per user
 - ⇒ 4 GB of swap needed to back up full virtual address space
- Larger pages?
 - Internal fragmentation (Not all memory in a page is used)
 - Larger page fault penalty (more time to read from disk)


What about 64-bit virtual address space???

• Even 1MB pages would require 2⁴⁴ 8-byte PTEs (35 TB!)


What is the "saving grace" ?



Hierarchical Page Table



Address Translation & Protection



• Every instruction and data access needs address translation and protection checks

A good VM design needs to be fast (~ one cycle) and space efficient




Translation Lookaside Buffers

Address translation is very expensive! In a two-level page table, each reference becomes several memory accesses

Solution: Cache translations in TLB

TLB hit	\Rightarrow Single Cycle Translation
TLB miss	\Rightarrow Page Table Walk to refill






TLB Designs

- Typically 32-128 entries, usually fully associative
 - Each entry maps a large page, hence less spatial locality across pages → more likely that two entries conflict
 - Sometimes larger TLBs (256-512 entries) are 4-8 way setassociative
- Random or FIFO replacement policy
- No process information in TLB?
- TLB Reach: Size of largest virtual address space that can be simultaneously mapped by TLB

Example: 64 TLB entries, 4KB pages, one page per entry


TLB Reach = _____?

Variable Sized Page Support



Variable Size Page TLB

Some systems support multiple page sizes.





Handling A TLB Miss

Software (MIPS, Alpha)

TLB miss causes an exception and the operating system walks the page tables and reloads TLB. A privileged "untranslated" addressing mode used for walk


Hardware (SPARC v8, x86, PowerPC) A memory management unit (MMU) walks the page tables and reloads the TLB

If a missing (data or PT) page is encountered during the TLB reloading, MMU gives up and signals a Page-Fault exception for the original instruction



6.823 L9-30 Emer

Hierarchical Page Table Walk: SPARC v8




MMU does this table walk in hardware on a TLB miss



October 12, 2005

Translation for Page Tables


- Can references to page tables TLB miss
- Can this go on forever?





6.823 L9-32 Emer

Address Translation: putting it all together



October 12, 2005



Thank you !




Modern Virtual Memory Systems

Arvind Computer Science and Artificial Intelligence Laboratory M.I.T.

Based on the material prepared by Arvind and Krste Asanovic

Address Translation: putting it all together



October 17, 2005


Topics

- Interrupts
- Speeding up the common case:
 TLB & Cache organization
- Speeding up page table walks
- Modern Usage



6.823 L10-4 Arvind

Interrupts: altering the normal flow of control



An *external or internal event* that needs to be processed by another (system) program. The event is usually unexpected or rare from program's point of view.



October 17, 2005

Causes of Interrupts

Interrupt: an *event* that requests the attention of the processor

- Asynchronous: an *external event*
 - input/output device service-request
 - timer expiration
 - power disruptions, hardware failure
- Synchronous: an *internal event (a.k.a exceptions)*
 - undefined opcode, privileged instruction
 - arithmetic overflow, FPU exception
 - misaligned memory access
 - virtual memory exceptions: page faults,
 TLB misses, protection violations
 - *traps:* system calls, e.g., jumps into kernel



Asynchronous Interrupts: invoking the interrupt handler

- An I/O device requests attention by asserting one of the *prioritized interrupt request lines*
- When the processor decides to process the interrupt
 - It stops the current program at instruction I_i, completing all the instructions up to I_{i-1} (*precise interrupt*)
 - It saves the PC of instruction I_i in a special register (EPC)
 - It disables interrupts and transfers control to a designated interrupt handler running in the kernel mode



Interrupt Handler

- Saves EPC before enabling interrupts to allow nested interrupts ⇒
 - need an instruction to move EPC into GPRs
 - need a way to mask further interrupts at least until EPC can be saved
- Needs to read a *status register* that indicates the cause of the interrupt
- Uses a special indirect jump instruction RFE (*return-from-exception*) which
 - enables interrupts
 - restores the processor to the user mode
 - restores hardware status and control state




Synchronous Interrupts

- A synchronous interrupt (exception) is caused by a *particular instruction*
- In general, the instruction cannot be completed and needs to be *restarted* after the exception has been handled
 - requires undoing the effect of one or more partially executed instructions
- In case of a trap (system call), the instruction is considered to have been completed
 - a special jump instruction involving a change to privileged kernel mode



Exception Handling 5-Stage Pipeline




Asynchronous Interrupts

- How to handle multiple simultaneous exceptions in different pipeline stages?
- How and where to handle external asynchronous interrupts?



Exception Handling 5-Stage Pipeline





Exception Handling 5-Stage Pipeline

- Hold exception flags in pipeline until commit point (M stage)
- Exceptions in earlier pipe stages override later exceptions *for a given instruction*
- Inject external interrupts at commit point (override others)
- If exception at commit: update Cause and EPC registers, kill all stages, inject handler PC into fetch stage




Topics

- Interrupts
- Speeding up the common case:
 TLB & Cache organization
- Speeding up page table walks
- Modern Usage



Address Translation in CPU Pipeline




Protection violation?

TLB miss? Page Fault? Protection violation?


- Software handlers need a *restartable* exception on page fault or protection violation
- Handling a TLB miss needs a hardware or software mechanism to refill TLB
- Need mechanisms to cope with the additional latency of a TLB:
 - slow down the clock
 - pipeline the TLB and cache access
 - virtual address caches
 - parallel TLB/cache access



Virtual Address Caches




Alternative: place the cache before the TLB




- one-step process in case of a hit (+)
- cache needs to be flushed on a context switch unless address space identifiers (ASIDs) included in tags (-)
- aliasing problems due to the sharing of pages (-)



Aliasing in Virtual-Address Caches



Two virtual pages share one physical page



Virtual cache can have two copies of same physical data. Writes to one copy not visible to reads of other!


General Solution: Disallow aliases to coexist in cache

Software (i.e., OS) solution for direct-mapped cache

VAs of shared pages must agree in cache index bits; this ensures all VAs accessing same PA will conflict in directmapped cache (early SPARCs)



Concurrent Access to TLB & Cache




Index L is available without consulting the TLB ⇒ cache and TLB accesses can begin simultaneously Tag comparison is made after both accesses are completed

Cases: L + b = k L + b < k L + b > k



October 17, 2005


Virtual-Index Physical-Tag Caches: Arvind Associative Organization



Is this scheme realistic?

October 17, 2005


Concurrent Access to TLB & Large L1 The problem with L1 > Page size



Can VA_1 and VA_2 both map to PA ?



A solution via Second Level Cache




Usually a common L2 cache backs up both Instruction and Data L1 caches

L2 is "inclusive" of both Instruction and Data caches



Anti-Aliasing Using L2: MIPS R10000




- After VA2 is resolved to PA, a collision will be detected in L2.
- VA1 will be purged from L1 and L2, and VA2 will be loaded ⇒ no aliasing !

October 17, 2005



Direct-Mapped L2

Virtually-Addressed L1: Anti-Aliasing using L2







Five-minute break to stretch your legs

Topics

- Interrupts
- Speeding up the common case:
 TLB & Cache organization
- Speeding up page table walks
- Modern Usage



Page Fault Handler


- When the referenced page is not in DRAM:
 - The missing page is located (or created)
 - It is brought in from disk, and page table is updated

Another job may be run on the CPU while the first job waits for the requested page to be read from disk


- If no free pages are left, a page is swapped out *Pseudo-LRU replacement policy*
- Since it takes a long time to transfer a page (msecs), page faults are handled completely in software by the OS
 - Untranslated addressing mode is essential to allow kernel to access page tables




Hierarchical Page Table



Swapping a Page of a Page Table



A PTE in primary memory contains primary or secondary memory addresses



A PTE in secondary memory contains only secondary memory addresses

⇒ a page of a PT can be swapped out only if none its PTE's point to pages in the primary memory

Why?




Atlas Revisited

- One PAR for each physical page
- PAR's contain the VPN's of the pages *resident in primary memory*
- Advantage: The size is proportional to the size of the primary memory
- What is the disadvantage ?

	PAR's
ry	
PPN	VPN



Hashed Page Table: Approximating Associative Addressing



 If a translation cannot be resolved in this table then the *software* consults a data structure that has an entry for every existing page




Primary

Memory

6.823 L10-28

Arvind

Global System Address Space




- Level A maps users' address spaces into the global space providing privacy, protection, sharing etc.
- Level B provides demand-paging for the large global system address space
- Level A and Level B translations may be kept in separate TLB's




Hashed Page Table Walk:

PowerPC Two-level, Segmented Addressing




Power PC: Hashed Page Table



- Each hash table slot has 8 PTE's <VPN,PPN> that are searched sequentially
- If the first hash slot fails, an alternate hash function is used to look in another slot

All these steps are done in hardware!

- Hashed Table is typically 2 to 3 times larger than the number of physical pages
- The full backup Page Table is a software data structure





October 17, 2005

Virtual Memory Use Today - 1

- Desktops/servers have full demand-paged virtual memory
 - Portability between machines with different memory sizes
 - Protection between multiple users or multiple tasks
 - Share small physical memory among active tasks
 - Simplifies implementation of some OS features
- Vector supercomputers have translation and protection but not demand-paging
 (Crave, base baund, language, page)
 - (Crays: base&bound, Japanese: pages)
 - Don't waste expensive CPU time thrashing to disk (make jobs fit in memory)
 - Mostly run in batch mode (run set of jobs that fits in memory)
 - Difficult to implement restartable vector instructions



Virtual Memory Use Today - 2

- Most embedded processors and DSPs provide physical addressing only
 - Can't afford area/speed/power budget for virtual memory support
 - Often there is no secondary storage to swap to!
 - Programs custom written for particular memory configuration in product
 - Difficult to implement restartable instructions for exposed architectures

Given the software demands of modern embedded devices (e.g., cell phones, PDAs) all this may change in the near future!





Thank you !



Branch Prediction and Speculative Execution

Arvind Computer Science and Artificial Intelligence Laboratory M.I.T.


> Based on the material prepared by Krste Asanovic and Arvind

Outline

- Control transfer penalty
- Branch prediction schemes
- Branch misprediction recovery schemes




Phases of Instruction Execution






Fetch Stage






Decode & Rename Stage



Execute Stage


- Arbiter selects one ready instruction (P1=1 AND P2=1) to execute
- Instruction reads operands from ROB, executes, and broadcasts tag and result to waiting instructions in ROB. Also saves result and exception flags for commit.






Commit Stage


- When instruction at ptr2 (commit point) has completed, write back result to architectural state and check for exceptions
- Check if rename table entry for architectural register written matches tag, if so, clear valid bit in rename table



6.823 L13-8 Arvind

Branch Penalty





6.823 L13-9 Arvind

Average Run-Length between Branches

Average dynamic instruction mix from SPEC92:

	SPECint92	SPECfp92
ALU	39 %	13 %
FPU Add		20 %
FPU Mult		13 %
load	26 %	23 %
store	9 %	9 %
branch	16 %	8 %
other	10 %	12 %

SPECint92: compress, eqntott, espresso, gcc, li SPECfp92: doduc, ear, hydro2d, mdijdp2, su2cor

What is the average *run length* between branches



Reducing Control Transfer Penalties

Software solution

- loop unrolling
 Increases the run length
- instruction scheduling
 Compute the branch condition as early as possible
 (limited)

Hardware solution

- delay slots
 replaces pipeline bubbles with useful work
 (requires software cooperation)
- branch prediction & speculative execution of instructions beyond the branch



MIPS Branches and Jumps


Need to know (or guess) both target address and whether the branch/jump is taken or not

Instruction	Taken known?	Target known?
BEQZ/BNEZ	After Reg. Fetch	After Inst. Fetch
J	Always Taken	After Inst. Fetch
JR	Always Taken	After Reg. Fetch



Branch Penalties in Modern Pipelines

UltraSPARC-III instruction fetch pipeline stages (in-order issue, 4-way superscalar, 750MHz, 2000)





Outline

- Control transfer penalty
- Branch prediction schemes
- Branch misprediction recovery schemes



Branch Prediction

Motivation: branch penalties limit performance of deeply pipelined processors

Modern branch predictors have high accuracy (>95%) and can reduce branch penalties significantly

Required hardware support:

Prediction structures: branch history tables, branch target buffers, etc.


Mispredict recovery mechanisms:

- In-order machines: kill instructions following branch in pipeline
- Out-of-order machines: shadow registers and memory buffers for each speculated branch



Static Branch Prediction

Overall probability a branch is taken is ~60-70% but:



ISA can attach additional semantics to branches about *preferred direction,* e.g., Motorola MC88110 bne0 (*preferred taken*) beq0 (*not taken*)

ISA can allow arbitrary choice of statically predicted direction (HP PA-RISC, Intel IA-64)



6.823 L13-16 Arvind

Dynamic Branch Prediction learning based on past behavior

Temporal correlation

The way a branch resolves may be a good predictor of the way it will resolve at the next execution


Spatial correlation

Several branches may resolve in a highly correlated manner (a preferred path of execution)



Branch Prediction Bits


- Assume 2 BP bits per instruction
- Change the prediction after two consecutive mistakes!



BP state: (*predict* take/¬take) x (*last prediction* right/wrong)



Branch History Table




4K-entry BHT, 2 bits/entry, ~80-90% correct predictions



Two-Level Branch Predictor

Pentium Pro uses the result from the last two branches to select one of the four sets of BHT bits (~95% correct)



October 26, 2005

6.823 L13-20 Arvind

Exploiting Spatial Correlation Yeh and Patt, 1992

If first condition false, second condition also false

History bit: H records the direction of the last branch executed by the processor

Two sets of BHT bits (BHT0 & BHT1) per branch instruction

$$H = 0$$
 (not taken) \Rightarrow consult BHT0 $H = 1$ (taken) \Rightarrow consult BHT1



Limitations of BHTs

Cannot redirect fetch stream until after branch instruction is fetched and decoded, and target address determined

Correctly predicted taken branch penalty


Jump Register penalty

PC Generation/Mux Α Ρ Instruction Fetch Stage 1 F Instruction Fetch Stage 2 В Branch Address Calc/Begin Decode Complete Decode Steer Instructions to Functional units R **Register File Read** Ε Integer Execute Remainder of execute pipeline (+ another 6 stages)

UltraSPARC-III fetch pipeline



Branch Target Buffer




BP bits are stored with the predicted target address.

IF stage: If (BP=taken) then nPC=target else nPC=PC+4 later: check prediction, if wrong then kill the instruction and update BTB & BPb else update BPb



October 26, 2005

Address Collisions



Is this a common occurrence? Can we avoid these bubbles?



BTB should be for Control Transfer instructions only

BTB contains useful information for branch and jump instructions only


⇒ it should not be updated for other instructions

For all other instructions the next PC is (PC)+4 !


How to achieve this effect without decoding the instruction?



Branch Target Buffer (BTB)




- Keep both the branch PC and target PC in the BTB
- PC+4 is fetched if match fails
- Only taken branches and jumps held in BTB
- Next PC determined before branch fetched and decoded





Consulting BTB Before Decoding




- The match for PC=1028 fails and 1028+4 is fetched
 ⇒ eliminates false predictions after
 ALU instructions
- BTB contains entries only for control transfer instructions

 \Rightarrow more room to store branch targets



Combining BTB and BHT

- BTB entries are considerably more expensive than BHT, but can redirect fetches at earlier stage in pipeline and can accelerate indirect branches (JR)
- BHT can hold many more entries and is more accurate



BTB/BHT only updated after branch resolves in E stage October 26, 2005



Uses of Jump Register (JR)

• Switch statements (jump to address of matching case)

BTB works well if same case used repeatedly

• Dynamic function call (jump to run-time function address)

BTB works well if same function usually called, (e.g., in C++ programming, when objects have same type in virtual function call)

Subroutine returns (jump to return address)
 BTB works well if usually return to the same place
 ⇒ Often one function called from many different call sites!


How well does BTB work for each of these cases?



October 26, 2005

Subroutine Return Stack


Small structure to accelerate JR for subroutine returns, typically much more accurate than BTBs.



```
fb() { fc(); }
```

```
fc() { fd(); }
```

Push call address when function call executed



Pop return address when subroutine return decoded

k entries (typically k=8-16)



Outline

- Control transfer penalty
- Branch prediction schemes
- Branch misprediction recovery schemes

Five-minute break to stretch your legs



Mispredict Recovery

In-order execution machines:


- Assume no instruction issued after branch can write-back before branch resolves
- Kill all instructions in pipeline behind mispredicted branch

Out-of-order execution?

 Multiple instructions following branch in program order can complete before branch resolves



In-Order Commit for Precise Exceptions




- Instructions fetched and decoded into instruction reorder buffer in-order
- Execution is out-of-order (\Rightarrow out-of-order completion)
- Commit (write-back to architectural state, i.e., regfile & memory, is in-order

Temporary storage needed in ROB to hold results before commit



Extensions for Precise Exceptions




Reorder buffer

- add <pd, dest, data, cause> fields in the instruction template
- commit instructions to reg file and memory in program order ⇒ buffers can be maintained circularly
- on exception, clear reorder buffer by resetting ptr₁=ptr₂ (stores must wait for commit before updating memory)



October 26, 2005

Branch Misprediction Recovery




Reorder buffer

On mispredict

- Roll back "next available" pointer to just after branch
- Reset use bits
- Flush mis-speculated instructions from pipelines
- Restart fetch on correct branch path




Branch Misprediction in Pipeline



- Can have multiple unresolved branches in ROB
- Can resolve branches out-of-order by killing all the instructions in ROB that follow a mispredicted branch



Recovering Renaming Table



Take snapshot of register rename table at each predicted branch, recover earlier snapshot if branch mispredicted



Speculating Both Directions

An alternative to branch prediction is to execute both directions of a branch *speculatively*

- resource requirement is proportional to the number of concurrent speculative executions
- only half the resources engage in useful work when both directions of a branch are executed speculatively
- branch prediction takes less resources than speculative execution of both paths

With accurate branch prediction, it is more cost effective to dedicate all resources to the predicted direction





Thank you !



COMPUTER ORGANIZATION AND DESIGN

The Hardware/Software Interface



Chapter 6

Parallel Processors from Client to Cloud

Introduction

- Goal: connecting multiple computers to get higher performance
 - Multiprocessors
 - Scalability, availability, power efficiency
 - Task-level (process-level) parallelism
 - High throughput for independent jobs
- Parallel processing program
 - Single program run on multiple processors
- Multicore microprocessors
 - Chips with multiple processors (cores)



Hardware and Software

Hardware

- Serial: e.g., Pentium 4
- Parallel: e.g., quad-core Xeon e5345

Software

- Sequential: e.g., matrix multiplication
- Concurrent: e.g., operating system
- Sequential/concurrent software can run on serial/parallel hardware
 - Challenge: making effective use of parallel hardware



Parallel Programming

- Parallel software is the problem
- Need to get significant performance improvement
 - Otherwise, just use a faster uniprocessor, since it's easier!
- Difficulties
 - Partitioning(load-balancing,scheduling)
 - Coordination(syncronization)
 - Communications overhead



Amdahl's Law

Sequential part can limit speedup

Example: 100 processors, 90× speedup?

• Speedup =
$$\frac{1}{(1 - F_{\text{parallelizable}}) + F_{\text{parallelizable}}/100} = 90$$

- Solving: F_{parallelizable} = 0.999 = 99.9%
- Need sequential part to be 0.1% of original time



Scaling Example

- Workload: sum of 10 scalars, and 10 × 10 matrix sum. Matrix sum is parallelizable
 - Find Speed up from 10 to 100 processors
- Single processor: Time = (10 + 100) × t_{add}
- 10 processors
 - Time = $10 \times t_{add} + 100/10 \times t_{add} = 20 \times t_{add}$
 - Speedup = 110/20 = 5.5 (55% of potential speedup 10x(ideal))
- 100 processors
 - Time = $10 \times t_{add} + 100/100 \times t_{add} = 11 \times t_{add}$
 - Speedup = 110/11 = 10 (10% of potential)
- Assumes load can be balanced across processors



Scaling Example (cont)

- What if matrix size is 100 × 100?
- Single processor: Time = (10 + 10000) × t_{add}
- 10 processors
 - Time = $10 \times t_{add} + 10000/10 \times t_{add} = 1010 \times t_{add}$
 - Speedup = 10010/1010 = 9.9 (99% of potential)
- 100 processors
 - Time = $10 \times t_{add} + 10000/100 \times t_{add} = 110 \times t_{add}$
 - Speedup = 10010/110 = 91 (91% of potential)
- Assuming load balanced



Strong vs Weak Scaling

- Strong scaling: problem size fixed
 - As in example
- Weak scaling: problem size proportional to number of processors
 - 10 processors, 10 × 10 matrix
 - Time = 20 × t_{add}
 - 100 processors, 32 × 32 matrix
 - Time = 10 × t_{add} + 1000/100 × t_{add} = 20 × t_{add}
 - Constant performance in this example



Instruction and Data Streams


Flynn's taxonomy

		Data Streams	
		Single	Multiple
Instruction Streams	Single	SISD: Intel Pentium 4	SIMD : SSE instructions of x86
	Multiple	MISD : No examples today	MIMD: Intel Xeon e5345

- SPMD: Single Program Multiple Data
 - A parallel program on a MIMD computer
 - Conditional code for different processors



Example: DAXPY (Y = a × X + Y)





Vector Processors

- Highly pipelined function units
- Stream data from/to vector registers to units
 - Data collected from memory into registers
 - Results stored from registers to memory
- Example: Vector extension to LEGv8
 - 32 × 64-element registers (64-bit elements)
 - Vector instructions
 - lv, sv: load/store vector
 - addv.d: add vectors of double
 - addvs.d: add scalar to each element of vector of double
- Significantly reduces instruction-fetch bandwidth



Vector vs. Scalar

- Vector architectures and compilers
 - Simplify data-parallel programming
 - Explicit statement of absence of loop-carried dependences
 - Reduced checking in hardware
 - Regular access patterns benefit from interleaved and burst memory
 - Avoid control hazards by avoiding loops
- More general than ad-hoc media extensions (such as MMX, SSE)

Better match with compiler technology




SIMD

- Operate elementwise on vectors of data
 - E.g., MMX and SSE instructions in x86
 - Multiple data elements in 128-bit wide registers
- All processors execute the same instruction at the same time
 - Each with different data address, etc.
- Simplifies synchronization
- Reduced instruction control hardware
- Works best for highly data-parallel applications



Vector vs. Multimedia Extensions

- Vector instructions have a variable vector width, multimedia extensions have a fixed width
- Vector instructions support strided access, multimedia extensions do not
- Vector units can be combination of pipelined and arrayed functional units:



B[4]

A[5]

B[5]


A[6]

Element group

B[6]

A[7]

B[7]





Chapter 6 — Parallel Processors from Client to Cloud — 14

Multithreading

- Performing multiple threads of execution in parallel
 - Replicate registers, PC, etc.
 - Fast switching between threads
- Fine-grain multithreading
 - Switch threads after each cycle
 - Interleave instruction execution
 - If one thread stalls, others are executed
- Coarse-grain multithreading
 - Only switch on long stall (e.g., L2-cache miss)
 - Simplifies hardware, but doesn't hide short stalls (eg, data hazards)




Simultaneous Multithreading

- In multiple-issue dynamically scheduled processor
 - Schedule instructions from multiple threads
 - Instructions from independent threads execute when function units are available
 - Within threads, dependencies handled by scheduling and register renaming
- Example: Intel Pentium-4 HT
 - Two threads: duplicated registers, shared function units and caches



Multithreading Example





Chapter 6 — Parallel Processors from Client to Cloud — 17


Future of Multithreading

- Will it survive? In what form?
- Power considerations ⇒ simplified microarchitectures
 - Simpler forms of multithreading
- Tolerating cache-miss latency
 - Thread switch may be most effective
- Multiple simple cores might share resources more effectively



Shared Memory

- SMP: shared memory multiprocessor
 - Hardware provides single physical address space for all processors
 - Synchronize shared variables using locks
 - Memory access time
 - UMA (uniform) vs. NUMA (nonuniform)





Chapter 6 — Parallel Processors from Client to Cloud — 19


Example: Sum Reduction

- Sum 100,000 numbers on 100 processor UMA
 - Each processor has ID: $0 \le Pn \le 99$
 - Partition 1000 numbers per processor
 - Initial summation on each processor

- Now need to add these partial sums
 - Reduction: divide and conquer
 - Half the processors add pairs, then quarter, ...
 - Need to synchronize between reduction steps



Example: Sum Reduction






History of GPUs

- Early video cards
 - Frame buffer memory with address generation for video output
- 3D graphics processing
 - Originally high-end computers (e.g., SGI)
 - Moore's Law \Rightarrow lower cost, higher density
 - 3D graphics cards for PCs and game consoles
- Graphics Processing Units
 - Processors oriented to 3D graphics tasks
 - Vertex/pixel processing, shading, texture mapping, rasterization



Graphics in the System




GPU Architectures

- Processing is highly data-parallel
 - GPUs are highly multithreaded
 - Use thread switching to hide memory latency
 - Less reliance on multi-level caches
 - Graphics memory is wide and high-bandwidth
- Trend toward general purpose GPUs
 - Heterogeneous CPU/GPU systems
 - CPU for sequential code, GPU for parallel code
 - Programming languages/APIs
 - DirectX, OpenGL
 - C for Graphics (Cg), High Level Shader Language (HLSL)
 - Compute Unified Device Architecture (CUDA)




Example: NVIDIA Tesla



<u> ≤ M<</u>

Example: NVIDIA Tesla

- Streaming Processors
 - Single-precision FP and integer units
 - Each SP is fine-grained multithreaded
- Warp: group of 32 threads
 - Executed in parallel, SIMD style
 - 8 SPs
 - × 4 clock cycles
 - Hardware contexts for 24 warps
 - Registers, PCs, …






Classifying GPUs

- Don't fit nicely into SIMD/MIMD model
 - Conditional execution in a thread allows an illusion of MIMD
 - But with performance degredation
 - Need to write general purpose code with care

	Static: Discovered at Compile Time	Dynamic: Discovered at Runtime
Instruction-Level Parallelism	VLIW	Superscalar
Data-Level Parallelism	SIMD or Vector	Tesla Multiprocessor



GPU Memory Structures





Putting GPUs into Perspective

Feature	Multicore with SIMD	GPU	
SIMD processors	4 to 8	8 to 16	
SIMD lanes/processor	2 to 4	8 to 16	
Multithreading hardware support for SIMD threads	2 to 4	16 to 32	
Typical ratio of single precision to double-precision performance	2:1	2:1	
Largest cache size	8 MB	0.75 MB	
Size of memory address	64-bit	64-bit	
Size of main memory	8 GB to 256 GB	4 GB to 6 GB	
Memory protection at level of page	Yes	Yes	
Demand paging	Yes	No	
Integrated scalar processor/SIMD processor	Yes	No	
Cache coherent	Yes	No	




Guide to GPU Terms

Туро	More descriptive name	Closest old term outside of GPUs	Official CUDA/ NVIDIA GPU term	Book definition
tions	Vectorizable Loop	Vectorizable Loop	Grid	A vectorizable loop, executed on the GPU, made up of one or more Thread Blocks (bodies of vectorized loop) that can execute in parallel.
Program abstractions	Body of Vectorized Loop	Body of a (Strip-Mined) Vectorized Loop	Thread Block	A vectorized loop executed on a multithreaded SIMD Processor, made up of one or more threads of SIMD instructions. They can communicate via Local Memory.
Prog	Sequence of SIMD Lane Operations	One iteration of a Scalar Loop	CUDA Thread	A vertical cut of a thread of SIMD instructions corresponding to one element executed by one SIMD Lane. Result is stored depending on mask and predicate register.
Machine object	A Thread of SIMD Instructions	Thread of Vector Instructions	Warp	A traditional thread, but it contains just SIMD instructions that are executed on a multithreaded SIMD Processor. Results stored depending on a per-element mask.
Mach	SIMD Instruction	Vector Instruction	PTX Instruction	A single SIMD instruction executed across SIMD Lanes.
	Multithreaded SIMD Processor	(Multithreaded) Vector Processor	Streaming Multiprocessor	A multithreaded SIMD Processor executes threads of SIMD instructions, independent of other SIMD Processors.
фиаге	Thread Block Scheduler	Scalar Processor	Giga Thread Engine	Assigns multiple Thread Blocks (bodies of vectorized loop) to multithreaded SIMD Processors.
Processing hardware	SIMD Thread Scheduler	Thread scheduler in a Multithreaded CPU	Warp Scheduler	Hardware unit that schedules and issues threads of SIMD instructions when they are ready to execute; includes a scoreboard to track SIMD Thread execution.
L L	SIMD Lane	Vector lane	Thread Processor	A SIMD Lane executes the operations in a thread of SIMD instructions on a single element. Results stored depending on mask.
маге	GPU Memory	Main Memory	Global Memory	DRAM memory accessible by all multithreaded SIMD Processors in a GPU.
Memory hardware	Local Memory	Local Memory	Shared Memory	Fast local SRAM for one multithreaded SIMD Processor, unavailable to other SIMD Processors.
Mer	SIMD Lane Registers	Vector Lane Registers	Thread Processor Registers	Registers in a single SIMD Lane allocated across a full thread block (body of vectorized loop).



Message Passing

- Each processor has private physical address space
- Hardware sends/receives messages between processors





Loosely Coupled Clusters

- Network of independent computers
 - Each has private memory and OS
 - Connected using I/O system
 - E.g., Ethernet/switch, Internet
- Suitable for applications with independent tasks
 - Web servers, databases, simulations, …
- High availability, scalable, affordable
- Problems
 - Administration cost (prefer virtual machines)
 - Low interconnect bandwidth
 - c.f. processor/memory bandwidth on an SMP



Sum Reduction (Again)

- Sum 100,000 on 100 processors
- First distribute 100 numbers to each
 - The do partial sums
 - sum = 0; for (i = 0; i<1000; i = i + 1) sum = sum + AN[i];
- Reduction
 - Half the processors send, other half receive and add
 - The quarter send, quarter receive and add, ...



Sum Reduction (Again)

Given send() and receive() operations

Send/receive also provide synchronization

Assumes send/receive take similar time to addition




Grid Computing

- Separate computers interconnected by long-haul networks
 - E.g., Internet connections
 - Work units farmed out, results sent back
- Can make use of idle time on PCs
 - E.g., SETI@home, World Community Grid




Interconnection Networks

- Network topologies
 - Arrangements of processors, switches, and links






Multistage Networks



a. Crossbar

b. Omega network



c. Omega network switch box



Network Characteristics

Performance

- Latency per message (unloaded network)
- Throughput
 - Link bandwidth
 - Total network bandwidth
 - Bisection bandwidth
- Congestion delays (depending on traffic)
- Cost
- Power
- Routability in silicon



Parallel Benchmarks

- Linpack: matrix linear algebra
- SPECrate: parallel run of SPEC CPU programs
 - Job-level parallelism
- SPLASH: Stanford Parallel Applications for Shared Memory
 - Mix of kernels and applications, strong scaling
- NAS (NASA Advanced Supercomputing) suite
 - computational fluid dynamics kernels
- PARSEC (Princeton Application Repository for Shared Memory Computers) suite
 - Multithreaded applications using Pthreads and OpenMP



Code or Applications?

- Traditional benchmarks
 - Fixed code and data sets
- Parallel programming is evolving
 - Should algorithms, programming languages, and tools be part of the system?
 - Compare systems, provided they implement a given application
 - E.g., Linpack, Berkeley Design Patterns
- Would foster innovation in approaches to parallelism




Modeling Performance

- Assume performance metric of interest is achievable GFLOPs/sec
 - Measured using computational kernels from Berkeley Design Patterns
- Arithmetic intensity of a kernel
 - FLOPs per byte of memory accessed
- For a given computer, determine
 - Peak GFLOPS (from data sheet)
 - Peak memory bytes/sec (using Stream benchmark)



Roofline Diagram



Attainable GPLOPs/sec


= Max (Peak Memory BW × Arithmetic Intensity, Peak FP Performance)



Comparing Systems

Example: Opteron X2 vs. Opteron X4

- 2-core vs. 4-core, 2× FP performance/core, 2.2GHz vs. 2.3GHz
- Same memory system




- To get higher performance on X4 than X2
 - Need high arithmetic intensity
 - Or working set must fit in X4's 2MB L-3 cache



Optimizing Performance


- Optimize FP performance
 - Balance adds & multiplies
 - Improve superscalar ILP and use of SIMD instructions
- Optimize memory usage
 - Software prefetch
 - Avoid load stalls
 - Memory affinity
 - Avoid non-local data accesses





Optimizing Performance

Choice of optimization depends on arithmetic intensity of code



Arithmetic intensity is not always fixed

- May scale with problem size
- Caching reduces memory accesses
 - Increases arithmetic intensity




i7-960 vs. NVIDIA Tesla 280/480

	Core 17- 960	GTX 280	GTX 480	Ratio 280/i7	Ratio 480/i7
Number of processing elements (cores or SMs)	4	30	15	7.5	3.8
Clock frequency (GHz)	3.2	1.3	1.4	0.41	0.44
Die size	263	576	520	2.2	2.0
Technology	Intel 45 nm	TCMS 65 nm	TCMS 40 nm	1.6	1.0
Power (chip, not module)	130	130	167	1.0	1.3
Transistors	700 M	1400 M	3100 M	2.0	4.4
Memory brandwith (GBytes/sec)	32	141	177	4.4	5.5
Single frecision SIMD width	4	8	32	2.0	8.0
Dobule precision SIMD with	2	1	16	0.5	8.0
Peak Single frecision scalar FLOPS (GFLOP/sec)	26	117	63	4.6	2.5
Peak Single frecision s SIMD FLOPS (GFLOP/Sec)	102	311 to 933	515 to 1344	3.0-9.1	6.6-13.1
(SP 1 add or multiply)	N.A.	(311)	(515)	(3.0)	(6.6)
(SP 1 instruction fused)	N.A	(622)	(1344)	(6.1)	(13.1)
(face SP dual issue fused)	N.A	(933)	N.A	(9.1)	-
Peal double frecision SIMD FLOPS (GFLOP/sec)	51	78	515	1.5	10.1





Rooflines





Benchmarks

Kernel	Units	Core 17-960	GTX 280	GTX 280/ 17-960
SGEMM	GFLOP/sec	94	364	3.9
MC	Billion paths/sec	0.8	1.4	1.8
Conv	Million pixels/sec	1250	3500	2.8
FFT	GFLOP/sec	71.4	213	3.0
SAXPY	GBytes/sec	16.8	88.8	5.3
LBM	Million lookups/sec	85	426	5.0
Solv	Frames/sec	103	52	0.5
SpMV	GFLOP/sec	4.9	9.1	1.9
GJK	Frames/sec	67	1020	15.2
Sort	Million elements/sec	250	198	0.8
RC	Frames/sec	5	8.1	1.6
Search	Million queries/sec	50	90	1.8
Hist	Million pixels/sec	1517	2583	1.7
Bilat	Million pixels/sec	83	475	5.7



Performance Summary

- GPU (480) has 4.4 X the memory bandwidth
 - Benefits memory bound kernels
- GPU has 13.1 X the single precision throughout, 2.5 X the double precision throughput
 - Benefits FP compute bound kernels
- CPU cache prevents some kernels from becoming memory bound when they otherwise would on GPU
- GPUs offer scatter-gather, which assists with kernels with strided data
- Lack of synchronization and memory consistency support on GPU limits performance for some kernels




Multi-threading DGEMM

Use OpenMP:

```
void dgemm (int n, double* A, double* B, double* C)
{
#pragma omp parallel for
for ( int sj = 0; sj < n; sj += BLOCKSIZE )
for ( int si = 0; si < n; si += BLOCKSIZE )
for ( int sk = 0; sk < n; sk += BLOCKSIZE )
do_block(n, si, sj, sk, A, B, C);
}</pre>
```




Multithreaded DGEMM





Multithreaded DGEMM





Fallacies

- Amdahl's Law doesn't apply to parallel computers
 - Since we can achieve linear speedup
 - But only on applications with weak scaling
- Peak performance tracks observed performance
 - Marketers like this approach!
 - But compare Xeon with others in example
 - Need to be aware of bottlenecks



Pitfalls

- Not developing the software to take account of a multiprocessor architecture
 - Example: using a single lock for a shared composite resource
 - Serializes accesses, even if they could be done in parallel
 - Use finer-granularity locking




Concluding Remarks

- Goal: higher performance by using multiple processors
- Difficulties
 - Developing parallel software
 - Devising appropriate architectures
- SaaS importance is growing and clusters are a good match
- Performance per dollar and performance per Joule drive both mobile and WSC



Concluding Remarks (con't)

 SIMD and vector operations match multimedia applications and are easy to program








Sequential Consistency and Cache Coherence Protocols

Arvind Computer Science and Artificial Intelligence Lab M.I.T.

> Based on the material prepared by Arvind and Krste Asanovic

Memory Consistency in SMPs



Suppose CPU-1 updates A to 200.


write-back: memory and cache-2 have stale values *write-through:* cache-2 has a stale value

Do these stale values matter? What is the view of shared memory for programming?

Write-back Caches & SC

• T1 is executed ST X, 1 ST Y,11	cache-1 X= 1 Y=11	memory X = 0 Y = 10 X' = Y' =	cache-2 Y = Y'= X = X'=	prog T2 LD Y, R1 ST Y', R1 LD X, R2 ST X',R2
 cache-1 writes back Y 	X= 1 Y=11	X = 0 Y = 11 X' = Y' =	Y = Y'= X = X'=	
 T2 executed 	X= 1 Y=11	X = 0 Y = 11 X' = Y' =	Y = 11 Y' = 11 X = 0 X' = 0	
 cache-1 writes back X 	X= 1 Y=11	X = 1 Y = 11 X'= Y'=	Y = 11 Y' = 11 X = 0 X' = 0	Acoherent
 cache-2 writes back X' & Y' November 9, 2005 	X= 1 Y=11	X = 1 Y = 11 X' = 0 Y' = 11	Y = 11 Y' = 11 X = 0 X' = 0	

Write-through Caches & SC



Write-through caches don't preserve sequential consistency either



Maintaining Sequential Consistency

SC is sufficient for correct producer-consumer and mutual exclusion code (e.g., Dekker)


Multiple copies of a location in various caches can cause SC to break down.

Hardware support is required such that

- only one processor at a time has write permission for a location
- no processor can load a stale copy of the location after a write
 - \Rightarrow cache coherence protocols



A System with Multiple Caches



- Modern systems often have hierarchical caches
- Each cache has exactly one parent but can have zero or more children
- Only a parent and its children can communicate directly
- Inclusion property is maintained between a parent and its children, i.e.,

$$a \in L_i \implies a \in L_{i+1}$$



Cache Coherence Protocols for SC

write request:

the address is *invalidated* (*updated*) in all other caches *before* (*after*) the write is performed


read request:

if a dirty copy is found in some cache, a writeback is performed before the memory is read

> We will focus on Invalidation protocols as opposed to Update protocols




Warmup: Parallel I/O



DMA stands for Direct Memory Access



Problems with Parallel I/O




Disk → Memory: Cache may have data corresponding to the memory



Snoopy Cache Goodman 1983

- Idea: Have cache watch (or snoop upon) DMA transfers, and then "do the right thing"
- Snoopy cache tags are dual-ported






Snoopy Cache Actions

Observed Bus Cycle	Cache State	Cache Action
	Address not cached	No action
Read Cycle	Cached, unmodified	No action
Memory → Disk	Cached, modified	Cache intervenes
	Address not cached	No action
Write Cycle	Cached, unmodified	Cache purges its copy
Disk → Memory	Cached, modified	???



Shared Memory Multiprocessor




Use snoopy mechanism to keep all processors' view of memory coherent




6.823 L17- 13 Arvind

Cache State Transition Diagram






2 Processor Example




Observation



- If a line is in the M state then no other cache can have a copy of the line!
 - Memory stays coherent, multiple differing copies cannot exist




MESI: An Enhanced MSI protocol






Five-minute break to stretch your legs

Cache Coherence State Encoding





2-Level Caches




- Processors often have two-level caches
 - Small L1 on chip, large L2 off chip
- Inclusion property: entries in L1 must be in L2 invalidation in L2 \Rightarrow invalidation in L1
- Snooping on L2 does not affect CPU-L1 bandwidth

What problem could occur?



Intervention



When a read-miss for A occurs in cache-2, a read request for A is placed on the bus

- Cache-1 needs to supply & change its state to shared
- The memory may respond to the request also!

Does memory know it has stale data?

Cache-1 needs to intervene through memory controller to supply correct data to cache-2



False Sharing

state blk addr data0 data1 ... dataN

A cache block contains more than one word


Cache-coherence is done at the block-level and not word-level

Suppose M_1 writes word_i and M_2 writes word_k and both words have the same block address.

What can happen?



Synchronization and Caches: Performance Issues



Cache-coherence protocols will cause mutex to *ping-pong* between P1's and P2's caches.

Ping-ponging can be reduced by first reading the mutex location *(non-atomically)* and executing a swap only if it is found to be zero.



6.823 L17- 23 Arvind

Performance Related to Bus occupancy

In general, a *read-modify-write* instruction requires two memory (bus) operations without intervening memory operations by other processors

In a multiprocessor setting, bus needs to be locked for the entire duration of the atomic read and write operation

 \Rightarrow expensive for simple buses

 \Rightarrow very expensive for split-transaction buses

modern processors use

load-reserve store-conditional



Load-reserve & Store-conditional

Special register(s) to hold reservation flag and address, and the outcome of store-conditional

Load-reserve(R, a): <flag, adr> \leftarrow <1, a>; R \leftarrow M[a];

Store-conditional(a, R): *if* <flag, adr> == <1, a> *then* cancel other procs' reservation on a; $M[a] \leftarrow <R>;$ status \leftarrow succeed; *else* status \leftarrow fail;

If the snooper sees a store transaction to the address in the reserve register, the reserve bit is set to 0

- Several processors may reserve 'a' simultaneously
- These instructions are like ordinary loads and stores with respect to the bus traffic




Performance: Load-reserve & Store-conditional

The total number of memory (bus) transactions is not necessarily reduced, but splitting an atomic instruction into load-reserve & storeconditional:

- increases bus utilization (and reduces processor stall time), especially in splittransaction buses
- reduces cache ping-pong effect because processors trying to acquire a semaphore do not have to perform a store each time



Out-of-Order Loads/Stores & CC



November 9, 2005

6.823 L17- 27 Arvind

next time

Designing a Cache Coherence Protocol



November 9, 2005



Thank you !

2 Processor Example

