Analog versus digital:

Analog devices and systems process time-varying signals can take on any value a cross a continuous range of voltage, current, or other metric, so do digital circuits and systems, the difference that we can pretend that they don't a digital signal is modeled as taking on, at any time, only one as two discrete values, which we call 0 and 1 [low and high, false and true].

Digital computers have been around since the 1940s and have been in widespread commercial use since the 1960s. Yet only in the past 10-20 years has the digital revolution spread to many other aspects of life. Examples of once analog systems that now "gone digital" include the following:

- 1. **Still picture**, the increased density of digital memory chips has allowed the development of digital cameras which record a picture as a 640x480 or longer carry of pixels, where each pixel stores the intensities of its red green, and blue color components as 85 bits each JPEG formal compresses the picture down to as little as 5% of the original storage size.
- 2. Video recording, (DVD) stores video is a highly compressed digital formal called MPEG-Z. It encodes each other frame as the difference between it and the previous one. The capacity of a single-layer, single sided DVD is about 35 billion bits, 2 hours of high quality video, and a two layer double sided disk four times that capacity.
- Audio recordings, once made exclusively by impressing analog waveforms on to vinyl or magnetic tape, audio recordings now use digital compact discs (CD's). Stores music as a sequence of 16 bit no. . A full length CD recording (73min) contains over six billion bits of information.

4. Telephone system.

- 5. **Traffic lights**, stop lights used to be controlled by electromechanical timers that would give the green light to each direction for a predetermined amount of time. Later relays were used in controllers that could activate the light according to the pattern of traffic detected by sensor embedded in the pavement. Toady's controllers use microprocessors and can control the lights in ways that maximize vehicle throughput.
- 6. Movie effects.

Why digital:

- a) Reproducibility of results: Given the same set of input (in both value and time sequence), a properly designed digital circuit always produces exactly the same results. The outputs of an analog circuit vary with temperature, power-supply voltage, aging of components and other factors.
- b) Ease of design. Digital design often called logic design "is logical no special math's skills are needed and the behavior of small logic circuits can be visualized mentally without any special insights about the operation of capacitors, transistors or other devices that require calculus to model.
- c) Programmability. Much of digital design is carried out today by writing programs. HDL (Hardware Description languages), simulation and synthesis programs. These software tools are used to test the hardware models behavior before and real hardware is built.

d) Speed, today's digital devices are very fast individual transistors in the fastest integrated circuits can switch in less than 10 Pico seconds and a complete, complex device built from these transistors can examine its inputs and produce an output in less than 2 nanoseconds. This means that such a device can produce 500 million or more results per second.

Number Systems And Codes

Digital systems are built from circuit that process binary digits 0s and 1s yet very few real life problems are based on binary numbers. Digital system designer must establish some correspondence between the binary digits processes by digital circuits.

Positional number system

The traditional number system that we learned in school and use every day in business is called a positional number system. In such a system a number is represented by a string of digits, where each digit position has an associated weight. For example

$$1734 = (1)(1000) + (7)(100) + (3)(10) + (4)(1)$$

Each weight is a power of 10 corresponding to the digits position. A decimal point allows negative as well as positive powers of 10 to be used.

$$5185.68 = (5)(1000) + (1)(100) + (8)(10) + (5)(1) + (6)(.1) + (8)(.01)$$

in general, a number D of the form d1d0.d-1d-2 has the value

$$D = d_1 \cdot 10^1 + d_0 \cdot 10^0 + d_{-1} \cdot 10^{-1} + d_{-2} \cdot 10^{-2}$$

Here, 10 is called the base or radix of the number system.

In a binary number, the radix point is called the binary point. We use a subscript to indicate the base or radix of each number

$$10011_{2} = (1)(16) + (0)(8) + (0)(4) + (1)(2) + (1)(1) = 19_{10}$$
$$101.001_{2} = (1)(4) + (0)(2) + (1)(1) + (0)(.5) + (0)(.025) + (1)(.125)$$
$$= 5.125_{10}$$

The left bit of binary number is called the high order or most significant bit(MSB). The right most is the Low-order or least significant bit (LSB).

Example.

The decimal equivalent of the binary number 11010.11 is 26.75 as shown

$$(1)(2^{3})+(1)(2^{2})+(0)(2^{1})+(1)(2^{0})+(1)(2^{-1})+(1)(2^{-2}) = 26.75$$

Octal And Hexadecimal Number:

Base 10 is important because we use it in every day, business and radix 2 is important because binary numbers can be processed by digital circuit. Other bases have their uses but not as important as the first two. Base 8 and 16 provide convenient shorthand representation for multibit number in a digital system.

The octal number system uses base 8 while the hexadecimal number system uses base 16. The octal system needs 8 digits, so it uses digits 0 - 7 of the decimal system. The hexadecimal system needs 16 digits so it supplements decimal digits 0 - 9 with the letters A- F.

Examples,

$$(127.4)_8 = (1)(8)^2 + (2)(8)^1 + (7)(8)^0 + (4)(8)^{-1} = (87.5)_{10}$$

 $(B65F)_{16} = (11)(16)^3 + (6)(16)^2 + (5)(16)^1 + (15)(16)^0 = (46687)_{10}$

Remember:

A = 10, B = 11, C = 12, D = 13, E = 14,F = 15.

Number Base Conversions:

We have already discussed how to convert binary, octal and hexadecimal numbers to base 10. It is very easy to convert a binary number to octal. Starting at the binary point and working left, we simply separate the bits into groups of three and replace each group with the corresponding octal digit.

Examples,

$$(100011001110)_2 = 100\ 011\ 001\ 110 = (4316)_8$$

 $(11101101101001)_2 = 011\ 101\ 101\ 110\ 101\ 001 =$
 $= (35565)_8$

The procedure for binary-to-hexadecimal conversion is similar, except we use groups of four bits.

Example,

$$(100011001110)_2 = 1000 \ 1100 \ 1110 = (8CE)_{16}$$

 $(1110110111010001)_2 = 0001 \ 1101 \ 1011 \ 1010 \ 1001$
 $= (1DBA9)_{16}$

In theses examples we have freely added zeroes on the left to make the total number bits a multiple of 3 or 4.

If a binary number contains digits to the right of the binary point we can convert them to octal or hexadecimal by starting at the binary point and working right, both the left hand side and right hand sides can be added with zeroes to get multiples of three or four bits.

Example.

 $(10.1011001011)_2 = 010 . 101 100 202 100 = (2.5454)_8$ Converting in the reverse direction: $(1357)_8 = 001 011 101 111_2$ $(2046.178)_8 = 010 000 100 110.001 111_2$ $(BEAD)_{16} = 1011 1110 1010 1101_2$ $(9F.46C)_{16} = 1001 1111.0100 0110 1100_2$

Complements:

Complements are used in digital computers for simplifying the subtraction operation and for logical manipulation, while the signed-magnitude system negatives a number by changing its sign a complement number system negates a number by taking its complement as defined by the system.

Twos – complement Representation:

For binary numbers, the base complement is called the twos complement. The MSB of a number in this system serves as the sign bit; a number is called a negative number if and only if its MSB is 1.

Example,

$17_{10} = 00010001_2$	-9910=10011101 2
11101110 complements	01100010 complements
<u>+1</u>	<u> </u>
$11101111 = -17_{10}$	$01100011_2 = 99_{10}$
119 $_{10} = 01110111 _{2}$	$-128_{10} = 1000\ 0000$
10001000 complements	0111 1111complement
+1	+1
10001001 2 = -119	$1000\ 0000 = -128\ 10$

Note that in 2s complement there is no negative output and the last previous example gave us -ve no. In this case we pad the MSB with zero this is caused sign extension.

Ones-Complement Representation:

The diminished radix-complement system for binary numbers is called the "ones" complement. As in twos complement the MSB is the sign output +ve and 1 if –ve.

Example,

$17_{10} = 000 \ 1 \ 000 \ 1$	$-99_{10} = 100\ 111\ 00$
$= 111 \ 0 \ 111 \ 0 = -17 \ _{10}$	$01100011 = 99_{10}$
119 10 = 01110111 2	$-127_{10} = 10000000$
10001000 = -119	$011111111 = 127_{10}$

The main advantages of ones complement system are its symmetry and the ease of complementation. However, the adder design for ones complement numbers is somewhat trickier than the twos- complement added. Also zero detecting circuits in a ones – complement system either must check for both representation of zero, or must always convert 11...11 to 00...00.

Binary Codes:

Binary coded decimal (BCD). The table bellow gives the 4-bit code for one decimal digit. A number with K decimal digits will require 4K bits in BCD. Decimal 396 is represented in 5CD with 12 bits as 0011 1001 0110.

Binary Coded Decimal (BCD):

Decimal symbol	BCD digit
0	0000
1	0001
2	0010
3	0011
4	0100
5	0101
6	0110
7	0111
8	1000
9	1001

A (BCD) number grater than 10 looks different than its equivalent binary number for example

$$10 = (0001\ 000)\ BCD = (1010)\ _2$$

 $15 = (0001\ 0101)\ BCD = (1111)\ _2$
 $185 = (0001\ 1000\ 0101)\ BCD = (10111001)\ _2$

It 10 important to realize that BCD number are decimal number and not binary numbers.

Binary Storage And Registers

The binary information in digital computer must have a physical existence in some information storage medium for storing individual bits. A binary cell is a device that possesses two stable states and is capable of storing one bit of information 0 or 1.

Registers:

A register is a group of binary cells. A register with n cells can store any discrete quantity of information that contains n bits. A 16-bit register has the following content 1100001111001001.

A register with 16 cells can be in one of 2^{16} possible states. If a binary integer then the register can store any binary number from 0 to 2^{16} - 1

Gray code:

The output data of many physical systems produce quantities that are continuous. These data must be converted into digital form before they are applied to a digital system. Continuous or analog information is converted into digital form by means of an analog-to-digital converter. It is sometimes convenient to use the gray code shown below to represent the digital data when it is converted from analog data. The advantages of the gray code over the straight binary number sequence is that only one bit changes in the code group changes when going from one number to the next.

Example,

 $7 \rightarrow 8$ Gray 0100 \rightarrow 1100 only on bit changes Binary 0111 \rightarrow 1000 four bits changes A typical application of the gray code occurs when analog data are represented by continuous change of a shaft position. The shaft is partitioned into segments and each segment is a signed a number. If adjacent segments are made to correspond with the gray code sequence ambiguity is eliminated.

The gray code is used in applications where the normal sequences of binary number may produce an error or ambiguity during the translation from one number to the next. If binary numbers are used a change from 0111 to 1000 may produce an intermediate erroneous number 1001 if the right most bit takes longer to change in value than the other three bits. The gray code eliminates this problem since only onebit changes in value during the transition between two number.

Gray code	Decimal equivalent
0000	0
0001	1
0011	2
0010	3
0110	4
0111	5
0101	6
0100	7
1100	8
1101	9
1111	10
1110	11
1010	12
1011	13
1001	14
1000	15

Gray – c	ode
----------	-----

.

Digital Logic and Electronic Logical gate (Ch3)

AND Gate

• Symbol



• IC example (7408)



Α	В	Z=(A.B)
0	0	0
1	0	0
0	1	0
1	1	1

OR Gate

• Symbol



• IC example : 7432

Α	В	Z=(A+B)
0	0	0
1	0	1
0	1	1
1	1	1



Buffer

Symbol



• IC example :





NOT Gate (Invertor)

Symbol







• IC example : 7404



NAND Gate

Symbol



• IC example : 7400



Α	В	$Z=(\overline{A.B})$
0	0	1
0	1	1
1	0	1
1	1	0

NOR Gate

Symbol



IC example : 7402

7402 Quad 2-input NOR Gates



Α	В	$Z = \overline{A + B}$
0	0	1
0	1	0
1	0	0
1	1	0

Exclusive Or (EXOR) Gate

Symbol

... is equivalent to ..



Truth Table

A	B	$Z = A. \overline{B} + \overline{A}.B$
0	0	0
0	1	1
1	0	1
1	1	0



• IC example : 7486



EXNOR Gate

Symbol



• IC example : 74266



Α	B	$\mathbf{Z}=\boldsymbol{A}.\boldsymbol{B}+\boldsymbol{\overline{A}}\boldsymbol{\overline{B}}$
0	0	1
0	1	0
1	0	0
1	1	1





Boolean Algebra CH(4)

Boolean Algebra

- Boolean algebra was introduced by George Boole in his first book *The Mathematical Analysis of Logic* (1847).
- **Boolean algebra** is the branch of algebra in which the values of the variable are the Truth values *true* (*one*) and *false* (*zero*),

Boolean operation and expression Boolean Addition

• It is equivalent to the OR operation



• In Boolean algebra the sum term is sum(+), while in circuit it OR gate.

Boolean operation and expression Boolean Addition

• What is the Value of A,B,C and D? if the sum term is given as:



Boolean operation and expression Boolean Addition

• If A=0, B=1 and C=1, What is the sum term for $\overline{A}, \overline{B}$ and C



Boolean operation and expression Boolean Multiplication

• It is equivalent to the AND operation

$$0 \cdot 0 = 0 \quad 0 \cdot 1 = 0 \quad 1 \cdot 0 = 0 \quad 1 \cdot 1 = 1$$

• In Boolean algebra the product term is the product in literal (.), while in circuit it AND gate.

Boolean operation and expression Boolean Multiplication

• What is the value of A,B,C and D that make the product term A, \overline{B} , C, and \overline{D} equal to 1

Boolean operation and expression Boolean Multiplication

• What is the value product term of A, \overline{B} , C, if A=1,b=0AND C=0

Laws and ruled of Boolean algebra

- The basic laws of Boolean algebra is :
- 1- The commutative law for addition and multiplication
 2- The associative law for addition and multiplication
 3- The distributive law

Laws and ruled of Boolean algebra The commutative law for addition

It is written as

A+B=B+A

• The commutative law applied to OR gate

$$A \xrightarrow{\circ} A + B \equiv A \xrightarrow{B} A \xrightarrow{I} B + A$$

A= 0

13 = 1

Laws and ruled of Boolean algebra The commutative law for multiplication

It is written as

A.B=B.A

• The commutative law applied to AND gate



1=4

3-0

Laws and ruled of Boolean algebra The associative law for addition

- It is written as
 - (A+B)+C=A+(B+C)
- The associative law applied to OR gate



Laws and ruled of Boolean algebra The associative law for Multiplication



 $(\overline{A} \cdot \beta \cdot C) + C = ?$ $(\bar{A}, B) < + C$ ß \overline{A} (Bc) + C = A

Laws and ruled of Boolean algebra The distributive law



• (NOTA.B)C+D.C


_

Λ

 $\overline{A} \cdot \overline{B} \cdot \overline{C} \cdot \underline{1}$

i input and gali assume





 The basic Rule that simplifies Boolean expression is given in the table below :

 1.A + 0 = A $7.A \cdot A = A$

 2.A + 1 = 1 $8.A \cdot \overline{A} = 0$
 $3.A \cdot 0 = 0$ $9.\overline{\overline{A}} = A$
 $4.A \cdot 1 = A$ 10.A + AB = A

 5.A + A = A $11.A + \overline{AB} = A + B$
 $6.A + \overline{A} = 1$ 12.(A + B)(A + C) = A + BC

A, B, or C can represent a single variable or a combination of variables.

- Rule 1: *A*+*o*=*A*
- Rule 2: *A*+1=1
- Rule 3: *A*.o=o
- Rule 4: *A*.1=A



- Rule 5: *A*+*A*=*A*
- Rule 6: $A + \overline{A} = 1$
- Rule 7: *A*.*A*=*A*
- Rule 8: $A.\overline{A} = 0$





 $X = A + \widetilde{A} = 1$







• Rule 9: $\overline{\overline{A}}=A$



18=2 Proof: =A(1+B) Using distributive law =A.1=A Using rule 2



• Rule 12: (A+B)(A+C)=A+BC

Proof:

 $=AA+AB+AC+BC \quad (distributive law)$ $=A+AB+AC+BC \quad (rule 7)$ $=A+AC+BC \quad (rule 10)$ $=A+BC \quad (rule 10)$

A	B	C	A + B	A + C	(A+B)(A+C)	ВС	A + BC	A+ B
0	0	0	0	0	0	0	0	B
0	0	1	0	1	0	0	0	
0	1	0	1	0	0	0	0	c
0	1	1	1	1	1	1	1	A + c
1	0	0	1	1	1	0	1	
1	0	1	1	1	1	0	1	A A
1	1	0	1	1	1	0	1	B
1	1	1	1	1		1	1	c—

Boolean Algebra CH(4)

- DeMorgan is a mathematician who proposed two theorems in Boolean algebra.
- The theorem provide mathematical proof of the equivalency between NAND and negative-OR, also the equivalency between NOR and negative AND gate.

DeMorgan's theorems First theorem

- The complement of product of variables is the sum of the complement of the variables.
 Or :
- The complement of two or more Aneded variables is the equivalent to the OR of the complement of the individual variables.

DeMorgan's theorems First theorem



DeMorgan's theorems Second theorem

• The complement of the sum of the variables is equivalent to product of the complement of the individual variables.

Or:

• The complement of two or more ORed variables is equivalent to negative-And of the complement of the individual variable.

DeMorgan's theorems Second theorem











• Example :

Apply DeMorgan's theorems to each of the following expressions:

(a)
$$(A + B + C)D$$

 $(X + B + C)D$
 $(X + D)$
 $(\overline{A} \cdot I^{\overline{S} \cdot \overline{C}}) + \overline{D}$
 $(\overline{A} + B + C) + \overline{D}$
 $(A + B + C) + \overline{D}$
(b) $\overline{ABC} + DEF$
 $(X + D)$
 $(\overline{A} \cdot I^{\overline{S} \cdot \overline{C}}) + \overline{D}$
 $(\overline{A} + B + C) + \overline{D}$

Truth Table FOR Logic Circuit

Logic circuit



• The Boolean expression F=A(B+CD)

Truth Table FOR Logic Circuit

Evaluating the Expression To evaluate the expression A(B + CD), first find the values of the variables that make the expression equal to 1, using the rules for Boolean addition and multiplication. In this case, the expression equals 1 only if A = 1 and B + CD = 1 because

Now determine when the B + CD term equals 1. The term B + CD = 1 if either B = 1 or CD = 1 or if both B and CD equal 1 because

B + CD = 1 + 0 = 1 B + CD = 0 + 1 = 1B + CD = 1 + 1 = 1

 $A(B + CD) = 1 \cdot 1 \neq 0$

A=1 B * cor

The term CD = 1 only if C = 1 and D = 1.

To summarize, the expression A(B + CD) = 1 when A = 1 and B = 1 regardless of the values of C and D or when A = 1 and C = 1 and D = 1 regardless of the value of B. The expression A(B + CD) = 0 for all other value combinations of the variables.

Truth Table FOR Logic Circuit

• The truth table

Ard -

	INP	UTS	OUTPUT	
A	В	С	D	A(B + CD)
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	0
0	1	0	1	0
0	1	1	0	0
0	1	1	1	0
1	0	0	0	0
1	0	0	1	0
1	0	1	0	0
1	0	1	1	1
1	1	0	0	1
1	1	0	1	1
1	1	1	0	1
1	1	1	1	1

4 2 = 16 $(o - 15)_{16}$

4 -1 - 1510

EXAMPLE 4–8 Using Boolean algebra techniques, simplify this expression: AB + A(B + C) + B(B + C)The following is not necessarily the only approach. Solution Step 1: Apply the distributive law to the second and third terms in the expression, as follows: B AB + AB + AC + BB + BC**Step 2:** Apply rule 7 (BB = B) to the fourth term. AB + AB + AC + B + BC**Step 3:** Apply rule 5 (AB + AB = AB) to the first two terms. AB + AC + B + BC = B**Step 4:** Apply rule 10 (B + BC = B) to the last two terms. AB+B=B AB + AC + B**Step 5:** Apply rule 10 (AB + B = B) to the first and third terms.

B + AC



Simplify the following Boolean expression:

 $[A\overline{B}(C + BD) + \overline{A}\overline{B}]C$

Note that brackets and parentheses mean the same thing: the term inside is multiplied (ANDed) with the term outside.

Solution Step 1: Apply the distributive law to the terms within the brackets.

$$A\overline{B}C + A\overline{B}BD + \overline{A}\overline{B})C$$

Step 2: Apply rule 8 ($\overline{BB} = 0$) to the second term within the parentheses.

$$(A\overline{B}C + A \cdot 0 \cdot D + \overline{A}\overline{B})C$$

Step 3: Apply rule 3 $(A \cdot 0 \cdot D = 0)$ to the second term within the parentheses.

$$(A\overline{B}C + 0 + \overline{A}\overline{B})C$$

Step 4: Apply rule 1 (drop the 0) within the parentheses.

(ABC + AB)C

Step 5: Apply the distributive law.

Step 6: Apply rule 7 (CC = C) to the first term.

$$ABC + ABC$$

 $A\overline{B}CO + \overline{A}\overline{B}C$

Step 7: Factor out BC.

Step 8: Apply rule 6
$$(A + \overline{A} = 1)$$
.

$$BC \cdot 1$$

Step 9: Apply rule 4 (drop the 1).

BC





 $\overline{AB} + \overline{AC} + \overline{ABC}$



 $\overline{A} + \overline{B}\overline{C}$



Boolean Algebra CH(4)

- The two standards forms of Boolean expression :
- Sum of Product (SOP)Product of Sum (POS)
- All Boolean expressions can be written in on of the form either SOP or POS.

- The SOP : when two or more product variables are summed .
- Example :
- AB + ABC $ABC + CDE + \overline{B}C\overline{D}$ $\overline{A}B + \overline{A}B\overline{C} + AC$
- Circuit example



FIGURE 4–18

Implementation of the SOP expression AB + BCD + AC.

• Circuit example



< FIGURE 4-19

This NAND/NAND implementation is equivalent to the AND/OR in Figure 4–18.

Conversion of general expression to SOP

EXAMPLE 4-12

Convert each of the following Boolean expressions to SOP form:

(a) AB + B(CD + EF) (b) (A + B)(B + C + D) (c) $(\overline{A + B}) + C$

Solution (a) AB + B(CD + EF) = AB + BCD + BEF

(b) (A + B)(B + C + D) = AB + AC + AD + BB + BC + BD(c) $\overline{(\overline{A + B})} + \overline{C} = (\overline{\overline{A + B}})\overline{C} = (A + B)\overline{C} = A\overline{C} + B\overline{C}$

- The standard form of SOP, in which all variables in the domain appear in each product.
- Example: $A\overline{B}CD + \overline{A}\overline{B}C\overline{D} + AB\overline{C}\overline{D}$:
- It is important in constructing truth tables, and in Karnaugh map simplification.

- Converting Boolean expression to the standard form of SOP:
 - **Step 1.** Multiply each nonstandard product term by a term made up of the sum of a missing variable and its complement. This results in two product terms. As you know, you can multiply anything by 1 without changing its value.
 - Step 2. Repeat Step 1 until all resulting product terms contain all variables in the domain in either complemented or uncomplemented form. In converting a product term to standard form, the number of product terms is doubled for each missing variable, as Example 4–13 shows.

EXAMPLE 4–13

Convert the following Boolean expression into standard SOP form:

 $A\overline{B}C + \overline{A}\overline{B} + AB\overline{C}D$

Solution The domain of this SOP expression is A, B, C, D. Take one term at a time. The first term, $A\overline{B}C$, is missing variable D or \overline{D} , so multiply the first term by $D + \overline{D}$ as follows:

$$A\overline{B}C = A\overline{B}C(D + \overline{D}) = A\overline{B}CD + A\overline{B}C\overline{D}$$

In this case, two standard product terms are the result.

The second term, AB, is missing variables C or C and D or D, so first multiply the second term by $C + \overline{C}$ as follows:

$$\overline{A}\overline{B} = \overline{A}\overline{B}(C + \overline{C}) = \overline{A}\overline{B}C + \overline{A}\overline{B}\overline{C}$$

The two resulting terms are missing variable D or D, so multiply both terms by $D + \overline{D}$ as follows:

$$\overline{A}\overline{B} = \overline{A}\overline{B}C + \overline{A}\overline{B}\overline{C} = \overline{A}\overline{B}C(D + \overline{D}) + \overline{A}\overline{B}\overline{C}(D + \overline{D})$$
$$= \overline{A}\overline{B}CD + \overline{A}\overline{B}C\overline{D} + \overline{A}\overline{B}\overline{C}D + \overline{A}\overline{B}\overline{C}D$$

In this case, four standard product terms are the result.

The third term, *ABCD*, is already in standard form. The complete standard SOP form of the original expression is as follows:

 $A\overline{B}C + \overline{A}\overline{B} + AB\overline{C}D = A\overline{B}CD + A\overline{B}C\overline{D} + \overline{A}\overline{B}CD + \overline{A}\overline{B}C\overline{D} + \overline{A}\overline{B}\overline{C}D + \overline{A}\overline{B}\overline{C}D + AB\overline{C}D$

Binary representation for SOP

Binary Representation of a Standard Product Term A standard product term is equal to 1 for only one combination of variable values. For example, the product term $A\overline{B}C\overline{D}$ is equal to 1 when A = 1, B = 0, C = 1, D = 0, as shown below, and is 0 for all other combinations of values for the variables.

 $A\overline{B}C\overline{D} = 1 \cdot \overline{0} \cdot 1 \cdot \overline{0} = 1 \cdot 1 \cdot 1 \cdot 1 = 1$

In this case, the product term has a binary value of 1010 (decimal ten).

Remember, a product term is implemented with an AND gate whose output is 1 only if each of its inputs is 1. Inverters are used to produce the complements of the variables as required.

An SOP expression is equal to 1 only if one or more of the product terms in the expression is equal to 1.
Binary representation for SOP

EXAMPLE 4–14

Determine the binary values for which the following standard SOP expression is equal to 1:

ABCD + ABCD + ABCD

Solution The term ABCD is equal to 1 when A = 1, B = 1, C = 1, and D = 1.

 $ABCD = 1 \cdot 1 \cdot 1 \cdot 1 = 1$

The term $A\overline{B}\overline{C}D$ is equal to 1 when A = 1, B = 0, C = 0, and D = 1.

 $A\overline{B}\overline{C}D = 1 \cdot \overline{0} \cdot \overline{0} \cdot 1 = 1 \cdot 1 \cdot 1 \cdot 1 = 1$

The term \overline{ABCD} is equal to 1 when A = 0, B = 0, C = 0, and D = 0. $\overline{ABCD} = \overline{0} \cdot \overline{0} \cdot \overline{0} \cdot \overline{0} = 1 \cdot 1 \cdot 1 \cdot 1 = 1$

The SOP expression equals 1 when any or all of the three product terms is 1.

Boolean Algebra CH(4)

- The two standards forms of Boolean expression :
- Sum of Product (SOP)Product of Sum (POS)
- All Boolean expressions can be written in on of the form either SOP or POS.

- The POS : when two or more summed terms are multiplied.
- Example :

$$(\overline{A} + B)(A + \overline{B} + C)$$

$$(\overline{A} + \overline{B} + \overline{C})(C + \overline{D} + E)(\overline{B} + C + D)$$

$$(A + B)(A + \overline{B} + C)(\overline{A} + C)$$

Circuit example



FIGURE 4-20

Implementation of the POS expression (A + B)(B + C + D)(A + C).

- The standard form of POS, in which all variables in the domain appear in each sum.
- Example: $(\overline{A} + \overline{B} + \overline{C} + \overline{D})(A + \overline{B} + C + D)(A + B + \overline{C} + D)$
- It is important in constructing truth tables, and in Karnaugh map simplification.

Converting Boolean expression to the standard form of POS:

Converting a Sum Term to Standard POS Each sum term in a POS expression that does not contain all the variables in the domain can be expanded to standard form to include all variables in the domain and their complements. As stated in the following steps, a non-standard POS expression is converted into standard form using Boolean algebra rule 8 $(A \cdot \overline{A} = 0)$ from Table 4–1: A variable multiplied by its complement equals 0.

- Step 1. Add to each nonstandard product term a term made up of the product of the missing variable and its complement. This results in two sum terms. As you know, you can add 0 to anything without changing its value.
- **Step 2.** Apply rule 12 from Table 4-1(A + BC = (A + B)(A + C)
- Step 3. Repeat Step 1 until all resulting sum terms contain all variables in the domain in either complemented or uncomplemented form.

EXAMPLE 4-15 * C Convert the following Boolean expression into standard POS form: P B $(A + \overline{B} + C)(\overline{B} + C + \overline{D})(A + \overline{B} + \overline{C} + D)$ $\begin{array}{c} (A + \overline{D}) = (A + \overline{D}) (A + \overline{D}) \\ (A + \overline{D}) = (A + \overline{D}) (A + \overline{D}) \\ (A + \overline{D$ term, A + B + C, is missing variable D or D, so add DD and apply rule 12 as follows: $\overline{B} + C + \overline{D} = \underline{\overline{B}} + C + \overline{D} + \underline{A\overline{A}} = (A + \overline{\overline{B}} + C + \overline{D})(\overline{A} + \overline{\overline{B}} + C + \overline{D})$ The third term, $A + \overline{\overline{B}} + \overline{C} + D$, is already in standard form. The standard POS form of the original expression is as follows: $(A + \overline{B} + C)(\overline{B} + C + \overline{D})(A + \overline{B} + \overline{C} + D) =$ $(A + \overline{B} + C + D)(A + \overline{B} + C + \overline{D})(A + \overline{B} + C + \overline{D})(\overline{A} + \overline{B} + C + \overline{D})(A + \overline{B} + \overline{C} + D)$

Binary representation for SOP



Binary Representation of a Standard Sum Term A standard sum term is equal to 0 for only one combination of variable values. For example, the sum term $A + \overline{B} + C + \overline{D}$ is 0 when A = 0, B = 1, C = 0, and D = 1, as shown below, and is 1 for all other combinations of values for the variables.

$$A + \overline{B} + C + \overline{D} = 0 + \overline{1} + 0 + \overline{1} = 0 + 0 + 0 + 0 = 0$$

6 $\overline{1}$ $\overline{0}$ $\overline{1}$ $\overline{2}$ $\overline{0}$ $\overline{1}$ $\overline{1}$ $\overline{1}$ $\overline{0}$ $\overline{1}$ $\overline{1}$

In this case, the sum term has a binary value of 0101 (decimal 5). Remember, a sum term is implemented with an OR gate whose output is 0 only if each of its inputs is 0. Inverters are used to produce the complements of the variables as required.

A POS expression is equal to 0 only if one or more of the sum terms in the expression is equal to 0.

• Binary representation for POS

EXAMPLE 4-16

Determine the binary values of the variables for which the following standard POS expression is equal to 0:

$$(A + B + C + D)(A + \overline{B} + \overline{C} + D)(\overline{A} + \overline{B} + \overline{C} + \overline{D})$$

ARC + ····

110

Solution The term A + B + C + D is equal to 0 when A = 0, B = 0, C = 0, and D = 0. A + B + C + D = 0 + 0 + 0 + 0 = 0The term $A + \overline{B} + \overline{C} + D$ is equal to 0 when A = 0, B = 1, C = 1, and D = 0. $A + \overline{B} + \overline{C} + D = 0 + \overline{1} + \overline{1} + 0 = 0 + 0 + 0 + 0 = 0$ The term $\overline{A} + \overline{B} + \overline{C} + \overline{D}$ is equal to 0 when A = 1, B = 1, C = 1, and D = 1. $\overline{A} + \overline{B} + \overline{C} + \overline{D} = \overline{1} + \overline{1} + \overline{1} + \overline{1} = 0 + 0 + 0 + 0 = 0$ The POS expression equals 0 when any of the three sum terms equals 0.

- Converting standard SOP to standard POS
 - Step 1. Evaluate each product term in the SOP expression. That is, determine the binary numbers that represent the product terms.
 - Step 2. Determine all of the binary numbers not included in the evaluation in Step 1.
 - **Step 3.** Write the equivalent sum term for each binary number from Step 2 and express in POS form.

Using a similar procedure, you can go from POS to SOP.

Converting standard SOP to standard POS

EXAMPLE 4–17

Convert the following SOP expression to an equivalent POS expression:

 $\gamma \overline{A}\overline{B}\overline{C} + \overline{A}\overline{B}\overline{C} + \overline{A}\overline{B}C + \overline{A}\overline{B}C + A\overline{B}C$

508

205 4 1

U

Solution The evaluation is as follows:

000 + 010 + 011 + 101 + 111

Since there are three variables in the domain of this expression, there are a total of eight (2³) possible combinations. The SOP expression contains five of these combinations, so the POS must contain the other three which are 001, 100, and 110.

⁶ Remember, these are the binary values that make the sum term 0. The equivalent POS expression is

0 1

$$(A + B + \overline{C})(\overline{A} + B + C)(\overline{A} + \overline{B} + C)$$

 $(\circ \circ)$







$$A, i^{3}, c \longrightarrow A(--)(--)$$

$$B, c$$

$$A = A + B\overline{B} = (A + i^{3})(A + i^{3})$$

$$A + i^{3} = (A + B + c\overline{c}) = (A + B + c)(A + B + c\overline{c})$$

$$A + i^{3} = (A + B + c\overline{c}) = (A + B + c)(A + B + c\overline{c})$$

$$A + i^{3} = (A + B + c\overline{c})(A + B + c\overline{c})(A + B + c\overline{c})(A + B + c\overline{c})$$

$$A = (A + B + c)(A + B + c\overline{c})(A + B + c\overline{c})(A + B + c\overline{c})$$

Boolean Algebra CH(4)

- The two standards forms of Boolean expression :
- Sum of Product (SOP)Product of Sum (POS)
- All Boolean expressions can be written in on of the form either SOP or POS.

• Converting SOP expression to truth table

Develop a truth table for the standard SOP expression $\overline{ABC} + A\overline{BC} + ABC$.

There are three variables in the domain, so there are eight possible combinations of binary values of the variables as listed in the left three columns of Table 4–6. The binary values that make the product terms in the expressions equal to 1 are \overline{ABC} : 001; \overline{ABC} : 100; and ABC: 111. For each of these binary values, place a 1 in the output column as shown in the table. For each of the remaining binary combinations, place a 0 in the output column.

ABC

TABLE 4

EXAMPLE 4-18

Solution

INPUTS OUTPUT **PRODUCT TERM** C X В 0 0 0 0 ABC 0 (1)0 0 0 0 0 0 ABC 0 0 ()0 0 0 0 \square ABC 1 1

• Converting POS expression to truth table

A	INPUTS B	s C	OUTPUT X	SUM TERM	e v
0	0	0	0	(A + B + C)	P×1
0	0	1	1	And Property lies	0
0	1	0	0	$(A + \overline{B} + C)$	
0	1	1	0	$(A + \overline{B} + \overline{C})$	1
1	0	0	1		SIX
1	0	1	0	$(\overline{A} + B + \overline{C})$	(
1	1	0	0	$(\overline{A} + \overline{B} + C)$	
1	1	1	1		¢.
1 1 1	1 0 0 1	1 0 1 0	0	$(\overline{A} + \overline{B} + \overline{C})$ $(\overline{A} + \overline{B} + \overline{C})$ $(\overline{A} + \overline{B} + C)$	

This means that the SOP expression in the previous example and the POS er in this example are equivalent.

Converting POS expression to truth table



• Converting POS expression to truth table

A	INPUTS B	с с	OUTPUT X	SUM TERM
0	0	0	0	(A + B + C)
0	0	1	1	the main set
0	1	0	0	$(A + \overline{B} + C)$
0	1	1	0	$(A + \overline{B} + \overline{C})$
1	0	0	1	
1	0	1	0	$(\overline{A} + B + \overline{C})$
1	1	0	0	$(\overline{A} + \overline{B} + C)$
1	1	1	1	

Notice that the truth table in this example is the same as the one in Example 4–18. This means that the SOP expression in the previous example and the POS expression in this example are equivalent.

Determining truth table from Bolean expression

EXAMPLE 4-20

From the truth table in Table 4–8, determine the standard SOP expression and the equivalent standard POS expression.







Determining truth table from Bolean expression

Solution There are four 1s in the output column and the corresponding binary values are 011, 100, 110, and 111. Convert these binary values to product terms as follows:

 $\begin{array}{ccc} 011 \longrightarrow \overline{ABC} \\ 100 \longrightarrow A\overline{B}\overline{C} \\ 110 \longrightarrow AB\overline{C} \\ 111 \longrightarrow ABC \end{array}$

The resulting standard SOP expression for the output X is

 $X = \overline{ABC} + \overline{ABC} + \overline{ABC} + \overline{ABC} + \overline{ABC}$

For the POS expression, the output is 0 for binary values 000, 001, 010, and 101. Convert these binary values to sum terms as follows:

> $000 \longrightarrow A + B + C$ $001 \longrightarrow A + B + \overline{C}$ $010 \longrightarrow A + \overline{B} + C$ $101 \longrightarrow \overline{A} + B + \overline{C}$

The resulting standard POS expression for the output X is

$$X = (A + B + C)(A + B + \overline{C})(A + \overline{B} + C)(\overline{A} + B + \overline{C})$$

Pu substitution of hinary values show that the SOP and the POS expressions derived



	INPUTS					
A	В	С				
0	0	0				
0	0	1				
0	1	0				
0	1	1				
1	0	0				
1	0	1				
1	1	0				
1	1	1				

SECTION 4-7

min 10 = 0 mot 10 = 3

> W+ YZ,50 MS8 1 10 5+3 T

- 2. In a certain truth table, the output is a 1 for the binary value 0110. Convert this binary value to the corresponding product term using variables W, X, Y, and Z.
- 3. In a certain truth table, the output is a 0 for the binary value 1100. Convert this binary value to the corresponding sum term using variables W, X, Y, and Z.

W X Y Z 110022 521XX YXZ

Boolean Algebra CH(4)

- Provide systematic method to find simplifying Bolean expression
- Produce the simplest SOP or POS expression. Known as the <u>minimum expression</u>.
- By the end of this section you should be able to :
- Construct the Karnugh map
- Determine the binary value for each cell of the map
- Determine the standard product term for each cell in the map
- Explain cell adjacency and identify adjacent cell.



Example for two inputs A,B:



- The Karnugh For three Inputs: $\frac{3}{2} \frac{3}{2}$
- There are eight cells with eight different binary representation



- The Karnugh for four Inputs:
- There are 16 cells with 16 different binary



FIGURE 4-22

A 4-variable Karnaugh

• Cell adjacency : is defined as single-variable change



FIGURE 4

Adjacent cells are those that variable. Arrov adjacent cells.



• Karnugh map SOP minimization A minimized SOP expression contains the least number of terms and least number of variable per terms.

By the end of this section you should be able to:

- Map a standard SOP expression on a Karnugh map.
- Combine the one's cell into max group
- Combine the min product terms to form the min SOP expression .

• Mapping a standard SOP expression

- Step 1. Determine the binary value of each product term in the standard SOP expression. After some practice, you can usually do the evaluation of terms mentally.
- Step 2. As each product term is evaluated, place a 1 on the Karnaugh map in the cell having the same value as the product term.

FIGURE 4-24

Example of mapping a standard SOP expression.



Mapping a standard SOP expression

EXAMPLE 4-21

Map the following standard SOP expression on a Karnaugh map:

 $ABC + \overline{ABC} + AB\overline{C} + AB\overline{C} + ABC$

Solution Evaluate the expression as shown below. Place a 1 on the 3-variable Karnaugh map in Figure 4–25 for each standard product term in the expression.

 $\overline{A}\overline{B}C + \overline{A}\overline{B}\overline{C} + A\overline{B}\overline{C} + A\overline{B}C$ $001 \quad 010 \quad 110 \quad 111$



• Mapping a standard SOP expression

EXAMPLE 4-22

Map the following standard SOP expression on a Karnaugh map:

 $\overline{A}\overline{B}CD + \overline{A}\overline{B}\overline{C}\overline{D} + A\overline{B}\overline{C}D + A\overline{B}CD + A\overline{B}\overline{C}D + A\overline{B}\overline{C}D + A\overline{B}CD$

Solution Evaluate the expression as shown below. Place a 1 on the 4-variable Karnaugh map in Figure 4–26 for each standard product term in the expression.

 $\overline{A}\overline{B}CD + \overline{A}\overline{B}\overline{C}\overline{D} + A\overline{B}\overline{C}D + A\overline{B}CD + A\overline{B}CD + A\overline{B}\overline{C}\overline{D} + \overline{A}\overline{B}\overline{C}D + A\overline{B}C\overline{D}$ $0011 \quad 0100 \quad 1101 \quad 1111 \quad 1100 \quad 0001 \quad 1010$



• Mapping non standard SOP expression

Map the following SOP expression on a Karnaugh map: $\overline{A} + A\overline{B} + AB\overline{C}$.

Solution

EXAMPLE 4-23

The SOP expression is obviously not in standard form because each product term does not have three variables. The first term is missing two variables, the second term is missing one variable, and the third term is standard. First expand the terms numerically as follows:



Map each of the resulting binary values by placing a 1 in the appropriate cell of the 3variable Karnaugh map in Figure 4–27.



The Karnugh Map Mapping non standard SOP expression

Map the following SOP expression on a Karnaugh map:

 $\overline{BC} + A\overline{B} + A\overline{BC} + A\overline{BCD} + \overline{ABCD} + \overline{ABCD} + A\overline{BCD}$

Solution

(1, 1)

EXAMPLE 4-24

The SOP expression is obviously not in standard form because each product term does not have four variables. The first and second terms are both missing two variables, the third term is missing one variable, and the rest of the terms are standard. First expand the terms by including all combinations of the missing variables numerically as follows:

 $\overline{BC} = A\overline{B} + AB\overline{C} + A\overline{B}C\overline{D} + \overline{AB}C\overline{D} + A\overline{B}CD$ 0000 1000 1100 1010 0001 1011
0001 1001 1101
1000 1010
1001 1011

Map each of the resulting binary values by placing a 1 in the appropriate cell of the 4variable Karnaugh map in Figure 4–28. Notice that some of the values in the expanded expression are redundant.


• Karnugh map simplification of SOP expression

Grouping the 1s You can group 1s on the Karnaugh map according to the following rules by enclosing those adjacent cells containing 1s. The goal is to maximize the size of the groups and to minimize the number of groups.

- 1. A group must contain either 1, 2, 4, 8, or 16 cells, which are all powers of two. In the case of a 3-variable map, $2^3 = 8$ cells is the maximum group.
- Each cell in a group must be adjacent to one or more cells in that same group, but all cells in the group do not have to be adjacent to each other.
- Always include the largest possible number of 1s in a group in accordance with rule 1.
- Each 1 on the map must be included in at least one group. The 1s already in a group can be included in another group as long as the overlapping groups include noncommon 1s.



Group the 1s in each of the Karnaugh maps in Figure 4-29.



Solution The groupings are shown in Figure 4–30. In some cases, there may be more than one way to group the 1s to form maximum groupings.



- Karnugh map simplification of SOP expression
- Determining the min SOP expression
 - Group the cells that have 1s. Each group of cells containing 1s creates one product term composed of all variables that occur in only one form (either uncomplemented or complemented) within the group. Variables that occur both uncomplemented and complemented within the group are eliminated. These are called *contradictory variables*.
 - 2. Determine the minimum product term for each group.
 - a. For a 3-variable map:
 - (1) A 1-cell group yields a 3-variable product term
 - (2) A 2-cell group yields a 2-variable product term
 - (3) A 4-cell group yields a 1-variable term
 - (4) An 8-cell group yields a value of 1 for the expression
 - **b.** For a 4-variable map:
 - (1) A 1-cell group yields a 4-variable product term
 - (2) A 2-cell group yields a 3-variable product term
 - (3) A 4-cell group yields a 2-variable product term
 - (4) An 8-cell group yields a 1-variable term
 - (5) A 16-cell group yields a value of 1 for the expression
 - 3. When all the minimum product terms are derived from the Karnaugh map, they are summed to form the minimum SOP expression.

1 cell 2 4 8 = 4 Input 1 2 4 8 16

3 Inputs

EXAMPLE 4-26

Determine the product terms for the Karnaugh map in Figure 4–31 and write the resulting minimum SOP expression.



B,B - eleminate B

Eliminate variables that are in a grouping in both complemented and uncomplemented forms. In Figure 4–31, the product term for the 8-cell group is *B* because the cells within that group contain both *A* and \overline{A} , *C* and \overline{C} , and *D* and \overline{D} , which are eliminated. The 4-cell group contains *B*, \overline{B} , *D*, and \overline{D} , leaving the variables \overline{A} and *C*, which form the product term \overline{AC} . The 2-cell group contains *B* and \overline{B} , leaving variables *A*, \overline{C} , and *D* which form the product term \overline{ACD} . Notice how overlapping is used to maximize the size of the groups. The resulting minimum SOP expression is the sum of these product terms:

 $B + \overline{A}C + A\overline{C}D$

Polated Problem For the Karnaugh map in Figure 4, 31 add a 1 in the lower right call (1010) and

- Karnugh map simplification of SOP expression
- Determining the min SOP expression



EXAMPLE 4-27

Determine the product terms for each of the Karnaugh maps in Figure 4–32 and write the resulting minimum SOP expression.



1,2,4,8,16 Group' A,BA

Solution

The resulting minimum product term for each group is shown in Figure 4–32. The minimum SOP expressions for each of the Karnaugh maps in the figure are

(a) $AB + BC + \overline{A}\overline{B}\overline{C}$ (b) $\overline{B} + \overline{A}\overline{C} + AC$ (c) $\overline{A}B + \overline{A}\overline{C} + A\overline{B}D$ (d) $\overline{D} + A\overline{B}C + B\overline{C}$

Related Problem For the Karnaugh map in Figure 4–32(d), add a 1 in the 0111 cell and determine the resulting SOP expression.

Use a Karnaugh map to minimize the following SOP expression:

EXAMPLE 4-29
Use a Karnaugh map to minimize the following SOP expression:

$$\overrightarrow{BCD} + \overrightarrow{ABCD} + \overrightarrow{ABCD}$$

The first term $\overline{B}\overline{C}\overline{D}$ must be expanded into $A\overline{B}\overline{C}\overline{D}$ and $\overline{A}\overline{B}\overline{C}\overline{D}$ to get the standard SOP expression, which is then mapped; and the cells are grouped as shown in Figure 4-34.



A,BX

FIGURE 4-34



Notice that both groups exhibit "wrap around" adjacency. The group of eight is formed because the cells in the outer columns are adjacent. The group of four is formed to pick up the remaining two 1s because the top and bottom cells are adjacent. The product term for each group is shown. The resulting minimum SOP expression is

 $\overline{D} + \overline{B}C$

Mapping directly from the truth table to Karnugh map

FIGURE 4-35

Example of mapping directly from a truth table to a Karnaugh map.

$X = \overline{ABC} + \overline{ABC} + \overline{ABC} + \overline{ABC} + \overline{ABC}$





Inputs	Output	
ABCD	Y	
0 0 0 0	0	
0 0 0 1	0	
0010	0	8
0011	0	1
0100	0	
0101	0	
0110	0	B
0111	1	8
1000	1	
1001	1	
1010	X	
1011	Х	B
1 1 0 0	х	Don't cares
1 1 0 1	Х	D'on t'ouro
1110	х	8
1111	х	





(b) Without "don't cares" $Y = A\overline{B}\overline{C} + \overline{A}BCD$ With "don't cares" Y = A + BCD



ABC + ABC P

• Karnugh map simplification of POS expression

- Step 1. Determine the binary value of each sum term in the standard POS expression. This is the binary value that makes the term equal to 0.
- Step 2. As each sum term is evaluated, place a 0 on the Karnaugh map in the corresponding cell.



• Karnugh map simplification of POS expression

EXAMPLE 4-30

Map the following standard POS expression on a Karnaugh map:

 $(\overline{A} + \overline{B} + C + D)(\overline{A} + B + \overline{C} + \overline{D})(A + B + \overline{C} + D)(\overline{A} + \overline{B} + \overline{C} + \overline{D})(A + B + \overline{C} + \overline{D})$

Solution Evaluate the expression as shown below and place a 0 on the 4-variable Karnaugh map in Figure 4–38 for each standard sum term in the expression.

 $(\overline{A} + \overline{B} + C + D)(\overline{A} + B + \overline{C} + \overline{D})(A + B + \overline{C} + D)(\overline{A} + \overline{B} + \overline{C} + \overline{D})(A + B + \overline{C} + \overline{D})$ 1100 1011 0010 1111 0011

FIGURE 4-38



• Karnugh map simplification of POS expression

EXAMPLE 4-30

Map the following standard POS expression on a Karnaugh map:

 $(\overline{A} + \overline{B} + C + D)(\overline{A} + B + \overline{C} + \overline{D})(A + B + \overline{C} + D)(\overline{A} + \overline{B} + \overline{C} + \overline{D})(A + B + \overline{C} + \overline{D})$

Solution Evaluate the expression as shown below and place a 0 on the 4-variable Karnaugh map in Figure 4–38 for each standard sum term in the expression.

 $(\overline{A} + \overline{B} + C + D)(\overline{A} + B + \overline{C} + \overline{D})(A + B + \overline{C} + D)(\overline{A} + \overline{B} + \overline{C} + \overline{D})(A + B + \overline{C} + \overline{D})$ 1100 1011 0010 1111 0011

FIGURE 4-38



• Karnugh map simplification of POS expression

EXAMPLE 4-31

Use a Karnaugh map to minimize the following standard POS expression:

$$(A + B + C)(A + B + \overline{C})(A + \overline{B} + C)(A + \overline{B} + \overline{C})(\overline{A} + \overline{B} + C)$$

Also, derive the equivalent SOP expression.

Solution

The combinations of binary values of the expression are

(0 + 0 + 0)(0 + 0 + 1)(0 + 1 + 0)(0 + 1 + 1)(1 + 1 + 0)

Map the standard POS expression and group the cells as shown in Figure 4-39.



 $A(\overline{B} + C)$

• Karnugh map simplification of POS expression

EXAMPLE 4-32

Use a Karnaugh map to minimize the following POS expression:

$$(B+C+D)(A+B+\overline{C}+D)(\overline{A}+B+C+\overline{D})(A+\overline{B}+C+D)(\overline{A}+\overline{B}+C+D)$$



The first term must be expanded into $\overline{A} + B + C + D$ and A + B + C + D to get a standard POS expression, which is then mapped; and the cells are grouped as shown in

Figure 4-40. The sum term for each group is shown and the resulting minimum POS expression is

$$(C+D)(A+B+D)(\overline{A}+B+C)$$

Keep in mind that this minimum POS expression is equivalent to the original standard POS expression.

FIGURE 4-40





8

16

Converting between SOP and POS using Karnugh map

EXAMPLE 4-33

Using a Karnaugh map, convert the following standard POS expression into a minimum POS expression, a standard SOP expression, and a minimum SOP expression.

$$(\overline{A} + \overline{B} + C + D)(A + \overline{B} + C + D)(A + B + C + \overline{D})$$
$$(A + B + \overline{C} + \overline{D})(\overline{A} + B + C + \overline{D})(A + B + \overline{C} + D)$$









• Karnugh map for 5 variables

Boolean Algebra

The Boolean expression

- Boolean expression of multiple variables can be written
- $F(A,B,C) = \sum_{i=1}^{n} (1,3,4) = 1$ this is equivalent to SOP

=A'B'C+A'BC+AB'C'

=001+011+100

- Each terms called <u>minterm</u>
- Or
- $F(A,B,C)=\Pi(0,2,5,6,7)$ this is equivalent to POS
 - =(A+B+C)(A+B'+C)(A'+B+C')(A'+B'+C)(A'+B'+C')
 - =(000)(010)(101)(110)(111)
- Each term is called <u>maxterm</u>

Digital system application ch4

• It is a display for the number, each one can display the number from 1 to 9, thus the seven segments display takes BCD as an input .



- Consists of seven LEDs
- The goal of this example is to design a logic circuit for each segment(a,b,c,d,e,f).



Active segments for each decimal	DIGIT	SEGMENTS ACTIVATED
digit.	0	a, b, c, d, e, f
	1	b, c
	2	a, b, d, e, g
	3	a, b, c, d, g
	4	b, c, f, g
	5	a, c, d, f, g
	6	a, c, d, e, f, g
	7	a, b, c
	8	a, b, c, d, e, f, g
	9	a, b, c, d, f, g



(b) Common-cathode

FIGURE 4-50

Block diagram of 7-segment logic and display.



- Design procedure
- 1- Construct the truth table for the segments.
- 2- Mapping the truth table to Karnugh map.
- 3- Find the minimized Boolean expression in the form of SOP or POS.
- 4. Convert the Boolean expression to digital circuit.

Note there will be for each segment output (a,b,c,d,e,f) digital circuit to convert the BCD input to the appropriate activation level for each output.

Truth table

DECIMAL	DECIMAL INPUTS			SEGMENT OUTPUTS							
DIGIT	D	С	В	A	a	Ь	c	d	e	f	8
0	0	0	0	0	1	1	1	1	1	1	0
1	0	0	0	1	0	1	1	0	0	0	0
2	0	0	1	0	1	1	0	1	1	0	1
3	0	0	1	1	1	1	1	1	0	0	1
4	0	1	0	0	0	1	1	0	0	1	1
5	0	1	0	1	1	0	1	1	0	1	1
6	0	1	1	0	1	0	1	1	1	1	1
7	0	1	1	1	1	1	1	0	0	0	0
8	1	0	0	0	1	1	1	1	1	1	1
9	1	0	0	1	1	1	1	1	0	1	1
10	1	0	1	0	X	Х	Х	Х	х	X	Х
11	1	0	1	1	X	X	Х	X	Х	Х	Х
12	1	1	0	0	X	Х	Х	Х	Х	Х	Х
13	1	1	0	1	X	Х	Х	Х	Х	Х	Х
14	1	1	1	0	X	х	Х	Х	Х	Х	Х
15	1	1	1	1	X	Х	Х	Х	Х	Х	Х

DIGIT	SEGMENTS ACTIVATED
0	a, b, c, d, e, f
1	b, c
2	a, b, d, e, g
3	a, b, c, d, g
4	b, c, f, g
5	a, c, d, f, g
6	a, c, d, e, f, g
7	a, b, c
8	a, b, c, d, e, f, g
9	a, b, c, d, f, g



(b) Common-cathode

Karnugh map

Digital circuit

Standard SOP expression: $\overline{DCBA} + \overline{DCBA} + \overline{DCBA} + \overline{DCBA} + \overline{DCBA} + \overline{DCBA} + \overline{DCBA} + \overline{DCBA}$



Minimum SOP expression: $D + B + CA + \overline{CA}$



• Karnugh map for output b

1	INP	UTS	all all a	S
D	С	В	A	ь
0	0	0	0	1
0	0	0	1	1
0	0	1	0	1
0	0	1	1	1
0	1	0	0	1
0	1	0	1	0
0	1	1	0	0
0	1	1	1	1
1	0	0	0	1
1	0	0	1	1
1	0	1	0	х
1	0	1	1	х
1	1	0	0	х
1	1	0	1	х
1	1	1	0	х
1	1	1	1	х



Logic circuit ch5



• The combinational logic circuit : is a logical gate circuit in which the output will be presented immediately upon input present.



• The sequential logic circuit : the circuit employ memory element beside the logical gate.



• Example of combinational logic circuit

EXAMPLE 5-1

In a certain chemical-processing plant, a liquid chemical is used in a manufacturing process. The chemical is stored in three different tanks. A level sensor in each tank produces a HIGH voltage when the level of chemical in the tank drops below a specified point.

Design a circuit that monitors the chemical level in each tank and indicates when the level in any two of the tanks drops below the specified point.

Solution The AND-OR circuit in Figure 5–2 has inputs from the sensors on tanks *A*, *B*, and *C* as shown. The AND gate G_1 checks the levels in tanks *A* and *B*, gate G_2 checks tanks *A* and *C*, and gate G_3 checks tanks *B* and *C*. When the chemical level in any two of the tanks gets too low, one of the AND gates will have HIGHs on both of its inputs, causing its output to be HIGH; and so the final output *X* from the OR gate is HIGH. This HIGH input is then used to activate an indicator such as a lamp or audible alarm, as shown in the figure.



X=ABC+

A P2

Implementation of combinational logic

$$X = AB(CD + EF)$$









(b) Sum-of-products implementation of the circuit in part (a)



• Combinational logic circuit from truth table

	OUTPUT	INPUTS		
PRODUCT TERM	×	C	В	A
	0	0	0	0
	0	1	0	0
	0	0	1	0
ĀBC	1 /	1	1	0
$A\overline{B}\overline{C}$	1 /	0	0	1
	0	1	0	1
	0	0	1	1
	0	1	1	1

$$A \longrightarrow \overline{A} \longrightarrow \overline{ABC}$$

$$B \longrightarrow \overline{B} \longrightarrow \overline{C} \longrightarrow \overline{C} \longrightarrow \overline{C} \longrightarrow \overline{C}$$

$$X = \overline{ABC} + A\overline{BC}$$

3 Envertor.

Combinational logic circuit from truth table

Design a logic circuit to implement the operation specified in the truth table of Table

TABLE 5-4

	OUTPUT	INPUTS		
PRODUCT TERM	X	С	В	A
	0	0	0	0
	0	1	0	0
	0	0	1	0
ĀBC	1	1	1	0
	0	0	0	1
$A\overline{B}C$	1	1	0	1
$AB\overline{C}$	1	0	1	1
	0	1	1	1



• Combinational logic circuit from truth table

EXAMPLE 5-4

Develop a logic circuit with four input variables that will only produce a 1 output when exactly three input variables are 1s.

Solution Out of sixteen possible combinations of four variables, the combinations in which there are exactly three 1s are listed in Table 5–5, along with the corresponding product term for each.

X

TABLE 5-5



Α	В	С	D	✓ PRODUCT TERM
0	1	1	1	ĀBCD
1	0	1	1	ABCD
1	1	0	1	ABCD
1	1	1	0	ABCD

The product terms are ORed to get the following expression; $X = \overrightarrow{ABCD} + \overrightarrow{ABCD} + \overrightarrow{ABCD} + \overrightarrow{ABCD} + \overrightarrow{ABCD}$



This expression is implemented in Figure 5-11 with AND-OR logic.

)

Combinational logic circuit from truth table

Minimize the combinational logic circuit in Figure 5–14. Inverters for the complemented variables are not shown.





FIGURE 5-14

 $X = A\overline{B}\overline{C} + AB\overline{C}\overline{D} + \overline{A}\overline{B}\overline{C}D + \overline{A}\overline{B}\overline{C}\overline{D}$

Expanding the first term to include the missing variables D and \overline{D} ,

$$X = A\overline{B}\overline{C}(D + \overline{D}) + AB\overline{C}\overline{D} + \overline{A}\overline{B}\overline{C}D + \overline{A}\overline{B}\overline{C}\overline{D}$$
$$= A\overline{B}\overline{C}D + A\overline{B}\overline{C}\overline{D} + AB\overline{C}\overline{D} + \overline{A}\overline{B}\overline{C}D + \overline{A}\overline{B}\overline{C}\overline{D}$$





• Self study sections

5

Combinational Logic Analysis 244

- 5–3 The Universal Property of NAND and NOR Gates 256
- 5–4 Combinational Logic Using NAND and NOR Gates 258

0

waveform input

 The operation of the logical gate for pulse input is similar to the input of constant input.

Determine the final output waveform X for the circuit in Figure 5 29, with input waveforms A, B, and C as shown.





Solution When both inputs are HIGH or when both inputs are LOW, the output X is HIGH as shown in Figure 5–31. Notice that this is an exclusive-NOR circuit. The intermediate outputs of gates G_2 and G_3 are also shown in Figure 5–31.



FIGURE 5-31
waveform input





MU

6

43

C



0

waveform input

EXAMPLE 5-13

Determine the output waveform X for the circuit in Example 5–12, Figure 5–32(a), directly from the output expression.

Solution The output expression for the circuit is developed in Figure 5–33. The SOP form indicates that the output is HIGH when *A* is LOW and *C* is HIGH or when *B* is LOW and *C* is HIGH or when *C* is LOW and *D* is HIGH.



FIGURE 5-33

0

waveform input

EXAMPLE 5-13

Determine the output waveform X for the circuit in Example 5–12, Figure 5–32(a), directly from the output expression.

Solution The output expression for the circuit is developed in Figure 5–33. The SOP form indicates that the output is HIGH when *A* is LOW and *C* is HIGH or when *B* is LOW and *C* is HIGH or when *C* is LOW and *D* is HIGH.



FIGURE 5-33

0

waveform input

The result is shown in Figure 5–34 and is the same as the one obtained by the intermediate-waveform method in Example 5–12. The corresponding product terms for each waveform condition that results in a HIGH output are indicated.



▲ FIGURE 5-34

Function and Combinational Logic ch6

- Adders : Half-adder, Full-adder
- Binary adding

0+0=0

0+1=1

1+0=1

TI i+ O sum result

1+1=10

1- Half-adder : where it accepts two binary digit input and results two output sum bit and carry bit



0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0





Half-adder circuit



FIGURE 6-2

Half-adder logic diagram.

 The Full-adder: it accepts <u>two input</u> bit and one <u>carry</u> <u>bit</u> and generates a <u>sum</u> output and <u>carry</u> output



A	В	Cin	Cout	Σ
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

A and B = input variables (operands)

< TABLE 6-2

Full-adder truth t



A	В	Cin	Cout	Σ
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1
$i_{in} = in$ $i_{out} = 0$ = sum	put carry, so utput carry, 1	ometimes desig sometimes des	gnated as CI signated as CO	

TABLE 6-2

Full-adder truth t



Construct full-adder from two half adder



A FIGURE 6-5

Full-adder implemented with half-adders.

• Parallel binary adder: to add two binary number with number of bit more than one, a number of full adders equal to the number of bits.



• Four-bit parallel adder



• Four-bit parallel adder truth table

C_{n-1}	A _a	Bn	Σ_n	C,
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1
REPORTED AND AND AND AND AND AND AND AND AND AN				

TABLE 6-3

Truth table for each stage of a 4-bit parallel adder.

• Example of 4bits adder

• Four-bit parallel adder

EXAMPLE 6-3 Use the 4-bit parallel adder truth table (Table 6-3) to find the sum and output carry for the addition of the following two 4-bit numbers if the input carry (C_{n-1}) is 0: $A_4A_3A_2A_1 = 1100$ and $B_4B_3B_2B_1 = 1100$ For n = 1: $A_1 = 0$, $B_1 = 0$, and $C_{n-1} = 0$. From the 1st row of the table, Solution $\Sigma_1 = \mathbf{0}$ and $C_1 = 0$ For n = 2: $A_2 = 0$, $B_2 = 0$, and $C_{n-1} = 0$. From the 1st row of the table, $\Sigma_2 = \mathbf{0}$ and $C_2 = 0$ For n = 3: $A_3 = 1$, $B_3 = 1$, and $C_{n-1} = 0$. From the 4th row of the table, $\Sigma_3 = 0$ and $C_3 = 1$ For n = 4: $A_4 = 1$, $B_4 = 1$, and $C_{n-1} = 1$. From the last row of the table, $\Sigma_4 = 1$ and $C_4 = 1$ C_4 becomes the output carry; the sum of 1100 and 1100 is 11000. **Related Problem** Use the truth table (Table 6-3) to find the result of adding the binary numbers 1011 and 1010.

• Four-bit parallel adder

FIGURE 6-10

Four-bit parallel adder.



• Four-bit parallel adder



Logic Function and Function

Adder application : simple voting system



- Comparator (<, =, >,)
- 1- Equality (A=B)EXOR gate can be used as comparator



Comparator (<, =, >,)

1- Equality (A=B)EXOR gate can be used as comparator





Two bit comparator





Comparator (<, =, >)

1- Inequality (A>B) or (A<B)

To determine an inequality of binary numbers A and B, you first examine the highestorder bit in each number. The following conditions are possible:

- 1. If $A_3 = 1$ and $B_3 = 0$, number A is greater than number B.
- 2. If $A_3 = 0$ and $B_3 = 1$, number A is less than number B.
- 3. If $A_3 = B_3$, then you must examine the next lower bit position for an inequality.



- Comparator (<, =, >, \leq , \geq ,)
- 1- Inequality (A>B) or (A<B)

THE 74HC85 4-BIT MAGNITUDE COMPARATOR



The 74HC85 is a comparator that is also available in other IC families. The pin diagram and logic symbol are shown in Figure 6–24. Notice that this device has all the inputs and outputs of the generalized comparator previously discussed and, in addition, has three cascading inputs: A < B, A = B, A > B. These inputs allow several comparators to be cascaded for comparison of any number of bits greater than four. To expand the comparator, the A < B,

FIGURE 6-24

Pin diagram and logic symbol for the 74HC85 4-bit magnitude comparator (pin numbers are in parentheses).



(a) Pin diagram

(b) Logic symbol

• Comparator (<, =, >, \leq , \geq ,)

1- Inequality (A>B) or (A<B)

EXAMPLE 6-7

Use 74HC85 comparators to compare the magnitudes of two 8-bit numbers. Show the comparators with proper interconnections.

Solution Two 74HC85s are required to compare two 8-bit numbers. They are connected as shown in Figure 6–25 in a cascaded arrangement.

FIGURE 6-25

An 8-bit magnitude comparator using two 74HC85s.



Related Problem Expand the circuit in Figure 6-25 to a 16-bit comparator.

• Decoder : a digital circuit that can detect the presence of certain binary combination.

Examples :



• Decoder :

• 4bit to 16 line decoder

TABLE 6-4

Decoding functions and truth table for a 4-line-to-16-line (1-of-16) decoder with active-LOW outputs.

DECIMAL	BIN	NARY	INP	UTS	DECODING		0	UTI	PUT	s											
DIGIT	A 3	Az	<i>A</i> ₁	A ₀	FUNCTION	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
0	0	0	0	0	$\overline{A}_{3}\overline{A}_{2}\overline{A}_{1}\overline{A}_{0}$	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
1	0	0	0	1	$\overline{A}_3\overline{A}_2\overline{A}_1A_0$	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1
2	0	0	1	0	$\overline{A}_3\overline{A}_2A_1\overline{A}_0$	1	1	0	1	1	1	1	1	1	1	1	1	I	1	1	1
3	0	0	1	1	$\overline{A}_3\overline{A}_2A_1A_0$	1	1	1	0	1	1	1	1	1	1	1	1	1	1	1	1
4	0	1	0	0	$\overline{A}_{3}A_{2}\overline{A}_{1}\overline{A}_{0}$	1	1	1	1	0	1	1	1	1	1	1	1	1	1	1	1
5	0	1	0	1	$\overline{A}_{3}A_{2}\overline{A}_{1}A_{0}$	1	1	1	1	1	0	1	1	1	1	1	1	1	1	1	1
6	0	1	1	0	$\overline{A}_{3}A_{2}A_{1}\overline{A}_{0}$	1	1	1	1	1	1	0	1	1	1	1	1	1	1	1	1
7	0	1	1	1	$\overline{A}_3 A_2 A_1 A_0$	1	1	1	1	1	1	1	0	1	1	1	1	1	1	1	1
8	1	0	0	0	$A_3\overline{A}_2\overline{A}_1\overline{A}_0$	1	1	1	1	1	1	1	1	0	1	1	1	1	1	1	1
9	1	0	0	1	$A_3\overline{A}_2\overline{A}_3A_0$	1	1	1	1	1	1	1	1	1	0	1	1	1	1	1	1
10	1	0	1	0	$A_3\overline{A}_2A_1\overline{A}_0$	1	1	1	1	1	1	1	1	1	1	0	1	1	1	1	1
11	1	0	1	1	$A_3\overline{A}_2A_1A_0$	1	1	1	1	1	1	1	1	1	1	1	0	1	1	1	1
12	1	1	0	0	$A_3A_2\overline{A}_1\overline{A}_0$	1	1	1	1	1	1	1	1	1	1	1	1	0	1	1	1
13	1	1	0	1	$A_3A_2\overline{A}_1A_0$	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1	1
14	1	1	1	0	$A_3A_2A_1\overline{A}_0$	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1
15	1	1	1	1	$A_{3}A_{2}A_{1}A_{0}$	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0

THE 74HC154 1-OF-16 DECODER



The 74HC154 is a good example of an IC decoder. The logic symbol is shown in Figure 6–29. There is an enable function (*EN*) provided on this device, which is implemented with a NOR gate used as a negative-AND. A LOW level on each chip select input, \overline{CS}_1 and \overline{CS}_2 , is required in order to make the enable gate output (*EN*) HIGH. The enable gate output is

FIGURE 6-29

Pin diagram and logic symbol for the 74HC154 1-of-16 decoder.



X/Y

(1)

(2)

(3) (4) (5) (6)

(7)

(8)

(9)

(10)

(11)

(13)

(14)

(15)

(16)

(17)

Logic Function and Function

EXAMPLE 6-9

A certain application requires that a 5-bit number be decoded. Use 74HC154 decoders to implement the logic. The binary number is represented by the format $A_4A_3A_2A_1A_0$.

Solution

Since the 74HC154 can handle only four bits, two decoders must be used to decode five bits. The fifth bit, A_4 , is connected to the chip select inputs, \overline{CS}_1 and \overline{CS}_2 , of one decoder, and \overline{A}_4 is connected to the \overline{CS}_1 and \overline{CS}_2 inputs of the other decoder, as shown in Figure 6–30. When the decimal number is 15 or less, $A_4 = 0$, the low-order decoder is enabled, and the high-order decoder is disabled. When the decimal number is greater than 15, $A_4 = 1$ so $\overline{A}_4 = 0$, the high-order decoder is enabled, and the loworder decoder is disabled.

FIGURE 6-30

A 5-bit decoder using 74HC154s.



• Encoder : is a digital logic circuit that reverse the decoder function

Example : The Decimal to BCD





		BCD	CODE	
DECIMAL DIGIT	A 3	Az	A ₁	A ₀
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1

Decimal to BCD Encoder

Digital circuit



	BCD CODE						
DECIMAL DIGIT	A 3	Az	A ₁	A ₀			
0	0	0	0	0			
1	0	0	0	1.			
2	0	0	1~	0			
3	0	0	12	1			
4	0	12	0	0			
5	0	12	0	1 .			
6	0	1~	11	0			
7	0	1~	11	1 -			
8	14	0	0	0			
9	12	0	0	1			

• 8 lines to 3 lines encoder (74LS148)

Lynec is octal



The 74LS148 is a priority encoder that has eight active-LOW inputs and three active-LOW binary outputs, as shown in Figure 6–40. This device can be used for converting octal inputs (recall that the octal digits are 0 through 7) to a 3-bit binary code. To enable the device, the *EI* (enable input) must be LOW. It also has the *EO* (enable output) and *GS* output for expansion purposes. The *EO* is LOW when the *EI* is LOW and none of the inputs (0 through 7) is active. *GS* is LOW when *EI* is LOW and any of the inputs is active. This device may be available in other TTL or CMOS families. Check the Texas Instruments website at www.ti.com or the TI CD-ROM accompanying this book.

• Expand the 8 lines to 3 lines encoder to 16 lines to 4 lines



• Encoder Application (Key board)



• Code converter : is a logic circuit that convert from one code to another .

Example: BCD to Binary conversion

One method of BCD-to-binary code conversion uses adder circuits. The basic conversion process is as follows:

- 1. The value, or weight, of each bit in the BCD number is represented by a binary number.
- All of the binary representations of the weights of bits that are 1s in the BCD number are added.
- 3. The result of this addition is the binary equivalent of the BCD number.

		(MSB)	BIN/	ARY RE	PRESE	NTAT	ION	(LSB)
BCD BIT	BCD WEIGHT	64	32	16	8	4	2	1
A ₀	1	0	0	0	0	0	0	1
A_1	2	0	0	0	0	0	1	0
A2	4	0	0	0	0	1	0	0
A ₃	8	0	0	0	1	0	0	0
B_0	10	0	0	0	1	0	1	0
<i>B</i> ₁	20	0	0	1	0	1	0	0
<i>B</i> ₂	40	0	1	0	1	0	0	0
<i>B</i> ₃	80	1	0	1	0	0	0	0

Code converter : is a logic circuit that convert from one code to another .



• Multiplexers (MUX): it is a digital device that allows digital information from different sources to routed into single line Example : 1 of 4 data selector

S ₁	S ₀	INPUT SELECTED	select $s_1 - 1$
0	0	D_0	$D_0 \longrightarrow 0$ Y Data outp
0	1	D_1	Data D ₁ 1
1	0	D_2	$D_2 = 2$
1	1	D_3	203 3
) <u> </u>	$Y = D_0 \overline{S}_1 \overline{S}_0 + D_1 \overline{S}_1 S_0 + D_1 \overline{S}_1 S_0$	$+ D_2 S_1 \overline{S}_0 + D_3 S_1 S_0 \qquad \qquad$

• Multiplexers (MUX): it is a digital device that allows digital information from different sources to routed into single line Example : 1 of 4 data selector

DATA-SELE	CT INPUTS	
S ₁	S ₀	INPUT SELECTED
0	0	D_0
0	1	D_1
1	0	D_2
1	1	D_3



 $Y = D_0 \overline{S}_1 \overline{S}_0 + D_1 \overline{S}_1 S_0 + D_2 S_1 \overline{S}_0 + D_3 S_1 S_0$
• Multiplexers (MUX): it is a digital device that allows digital information from different sources to routed into single line Example : 1 of 4 data selector



S ₁	So	INPUT SELECTED
0	0	D_0
0	1	D ₁
1	0	D_2
1	1	D_3

$$Y = D_0 \overline{S}_1 \overline{S}_0 + D_1 \overline{S}_1 S_0 + D_2 S_1 \overline{S}_0 + D_3 S_1 S_0$$

• Example : 1 of 4 data selector



$$Y = D_0 \overline{S}_1 \overline{S}_0 + D_1 \overline{S}_1 S_0 + D_2 S_1 \overline{S}_0 + D_3 S_1 S_0$$

• Example : 1 of 4 data selector



Solution

The binary state of the data-select inputs during each interval determines which data input is selected. Notice that the data-select inputs go through a repetitive binary sequence 00, 01, 10, 11, 00, 01, 10, 11, and so on. The resulting output waveform is shown in Figure 6–48(b).

• Example : 74HC157

FIGURE 6-49

Pin diagram and logic symbol for the 74HC157 guadruple 2-input data selector/multiplexer.



• Example : 74LS151 8-input data selector



MULTIPLEXERS (DATA SELECTC

< FIGURE 6-50

Pin diagram and logic symbol for the 74LS151 8-input data selector/multiplexer.

EXAMPLE 6-15

Use 74LS151s and any other logic necessary to multiplex 16 data lines onto a single data-output line.

Solution

An implementation of this system is shown in Figure 6–51. Four bits are required to select one of 16 data inputs ($2^4 = 16$). In this application the *Enable* input is used as the most significant data-select bit. When the MSB in the data-select code is LOW, the left 74LS151 is enabled, and one of the data inputs (D_0 through D_7) is selected by the other three data-select bits. When the data-select MSB is HIGH, the right 74LS151 is enabled, and one of the data inputs (D_8 through D_{15}) is selected. The selected input data are then passed through to the negative-OR gate and onto the single output line.





Application



DECIMAL		INP	UTS	,	OUTPUT
DIGIT	A ₃	A ₂	A ₁	<i>A</i> ₀	Y
0	0	0	0	0	0
1	0	0	0	1	1
2	0	0	1	0	1
3	0	0	1	1	0
4	0	1	0	0	0
5	0	1	0	1	1
6	0	1	1	0	1
7	0	1	1	1	1
8	1	0	0	0	1
9	1	0	0	1	0
10	1	0	1	0	1
11	1	0	1	1	0
12	1	1	0	0	1
13	1	1	0	1	1
14	1	1	1	0	0
15	1	1	1	1	1

Demultiplexer (DEMUX) : It takes digital information from one line and distributes it to a given no. of out put lines. Example:



Example:

FIGURE 6-56



Solution Notice that the select lines go through a binary sequence so that each successive input bit is routed to D_0 , D_1 , D_2 , and D_3 in sequence, as shown by the output waveforms in Figure 6–56.

Example: 74HC154



FIGURE 6-57

The 74HC154 decoder used as a demultiplexer.

DATA line

- Parity generator/checker:
- Parity : is the number of 1's in digital information either even or odd.
- Used to detect the error in transmission. Basic parity logic :

In this circuit
the out put 1 if the
parity is odd
o if the parity is even.





Example 74LS280



The 74L5280 9-bit parity generator/checker.



- The Flip-flop application
- Parallel data storage

FIGURE 7-36

Example of flip-flops used in a basic register for parallel data storage.



- The Flip-flop application
- Frequency division

from toggle



Tclk

- The Flip-flop application
- Frequency division

EXAMPLE 7-10

Toggit

Develop the f_{out} waveform for the circuit in Figure 7–39 when an 8 kHz square wave input is applied to the clock input of flip-flop A.



Solution The three flip-flops are connected to divide the input frequency by eight $(2^3 = 8)$ and the f_{out} waveform is shown in Figure 7–40. Since these are positive edge-triggered flip-flops, the outputs change on the positive-going clock edge. There is one output pulse for every eight input pulses, so the output frequency is 1 kHz. Waveforms of Q_A and Q_B are also shown.

Frequency division

EXAMPLE 7-10

Develop the f_{out} waveform for the circuit in Figure 7–39 when an 8 kHz square wave input is applied to the clock input of flip-flop A.





Counting

FIGURE 7-41

Flip-flops used to generate a binary count sequence. Two repetitions (00, 01, 10, 11) are shown.



BA

0





Counting

EXAMPLE 7-11

Determine the output waveforms in relation to the clock for Q_A , Q_B , and Q_C in the circuit of Figure 7–42 and show the binary sequence represented by these waveforms.



Solution The output timing diagram is shown in Figure 7–43. Notice that the outputs change on the negative-going edge of the clock pulses. The outputs go through the binary sequence 000, 001, 010, 011, 100, 101, 110, and 111 as indicated.



One-shot :

Is monostable multivibrator

Figure 7–44 shows a basic one-shot (monostable multivibrator) that is composed of a logic gate and an inverter. When a pulse is applied to the **trigger** input, the output of gate G_1 goes LOW. This HIGH-to-LOW transition is coupled through the capacitor to the input of inverter G_2 . The apparent LOW on G_2 makes its output go HIGH. This HIGH is connected back into G_1 , keeping its output LOW. Up to this point the trigger pulse has caused the output of the one-shot, Q, to go HIGH.



The capacitor immediately begins to charge through R toward the high voltage level. The rate at which it charges is determined by the RC time constant. When the capacitor charges to a certain level, which appears as a HIGH to G_2 , the output goes back LOW.

To summarize, the output of inverter G_2 goes HIGH in response to the trigger input. It remains HIGH for a time set by the *RC* time constant. At the end of this time, it goes LOW. A single narrow trigger pulse produces a single output pulse whose time duration is controlled by the *RC* time constant. This operation is illustrated in Figure 7–44.

One-shot: nowice



non-retriggerable one-shot

RC

A retriggerable one-shot can be triggered before it times out. The result of retriggering s an extension of the pulse width as illustrated in Figure 7–47.



THE 74121 NONRETRIGGERABLE ONE-SHOT

The 74121 is an example of a nonretriggerable IC one-shot. It has provisions for external R and C, as shown in Figure 7–48. The inputs labeled A_1 , A_2 , and B are gated trigger inputs. The R_{INT} input connects to a 2 k Ω internal timing resistor.

Setting the Pulse Width A typical pulse width of about 30 ns is produced when no external timing components are used and the internal timing resistor (R_{INT}) is connected to V_{CC} , as shown in Figure 7–49(a). The pulse width can be set anywhere between about 30 ns and 28 s by the use of external components. Figure 7–49(b) shows the configuration using the internal resistor (2 k Ω) and an external capacitor. Part (c) shows the configuration using an external resistor and an external capacitor. The output pulse width is set by the values of the resistor ($R_{INT} = 2 \ k\Omega$, and R_{EXT} is selected) and the capacitor according to the following formula:

$$t_W = 0.7 R C_{\text{EXT}}$$

where R is either R_{INT} or R_{EXT} . When R is in kilohms (k Ω) and C_{EXT} is in picofarads (pF), the output pulse width t_W is in nanoseconds (ns).

Equation 7-1





(a) Traditional logic symbol

Or



(b) ANSI/IEEE std. 91–1984 logic symbol (× = nonlogic connection). "1 ¬¬" is the qualifying symbol for a nonretriggerable one-shot.

▲ FIGURE 7-48

Logic symbols for the 74121 nonretriggerable one-shot.



latches Flin-Flon and timers



(a) Traditional logic symbol



(b) ANSI/IEEE std. 91–1984 logic symbol (× = nonlogic connection). In is the qualifying symbol for a retriggerable one-shot.

FIGURE 7-50

()

Logic symbol for the 74L5122 retriggerable one-shot.

 $t_W = 0.32 R C_{\rm EXT} \left(1 + \frac{0.7}{2} \right)$

A minimum pulse width of approximately 45 ns is obtained with no external components. Wider pulse widths are achieved by using external components. A general formula for calculating the values of these components for a specified pulse width (t_w) is

DAÍ Speel-Equation 7-2

where 0.32 is a constant determined by the particular type of one-shot, R is in k Ω and is either the internal or the external resistor, C_{EXT} is in pF, and t_w is in ns. The internal resistance is 10 k Ω and can be used instead of an external resistor. (Notice the difference

between this formula and that for the 74121, shown in Equation 7-1.)

=> DA(A



Timer 555:

FIGURE 7-53

parenthesis).

timer (pin numbers are in

Is a device can be used as either mono-stable multivibrator or as an stable multi-vibrator (oscillator).



+V_{CC}

GND

(1)

 $: C_1$

(3)

(5)

C2

0.01 µF

(decoupling optional)

Timer 555:

FIGURE 7-54

The 555 timer connected as a oneshot (4) (8) RESET Vcc (7)DISCH 555 (6)OUT THRESH L (2)TRIG CONT



Timer 555: EXAMPLE 7-15

A 555 timer configured to run in the astable mode (oscillator) is shown in Figure 7–60. Determine the frequency of the output and the duty cycle.



PWM pulse width ¥ 100 Ton nuty cycle = modulation 1-Tort Control (Motor : => ex: 60% T -- 1 se 50°lo duty cycle =) Inverter Τ --Ton=0.6 sec nc => Ac T= 1 sec sec. Ton = 0.5



Solution Step 1: The state diagram is as shown. Although there are only four states, a 3-bit counter is required to implement this sequence because the maximum binary count is seven. Since the required sequence does not include all the possible binary states, the invalid states (0, 3, 4, and 6) can be treated as 'don't cares'' in the design. However, if the counter should erroneously get into an invalid state, you must make sure that it goes back to a valid state.

Step 2: The next-state table is developed from the state diagram and is given in Table 8–9.

TABLE 8-9

Next-state table.

PRESENT STATE			NEXT STATE		
Q ₂	Q 1	Q ₀	Q ₂	Q1	Q_0
0	0	1	0	1	0
0	1	0	1	0	1
1	0	1	1	1	1
1	1	1	0	0	1
1 COLUMN	T Manager All States	1 Provinsionality	0		

Step 3: The transition table for the J-K flip-flop is repeated in Table 8-10.



Step 2: The next-state table is developed from the state diagram and is given in Table 8–9.



Step 5: Group the 1s, taking advantage of as many of the "don't care" states as possible for maximum simplification, as shown in Figure 8-33. Notice that when all cells in a map are grouped, the expression is simply equal to 1. The expression for each J and K input taken from the maps is as follows:

$$J_0 = 1, K_0 = \overline{Q}_2$$
$$J_1 = K_1 = 1$$
$$J_2 = K_2 = Q_1$$

Step 6: The implementation of the counter is shown in Figure 8–34.



An analysis shows that if the counter, by accident, gets into one of the invalid states (0, 3, 4, 6), it will always return to a valid state according to the following sequences: $0 \rightarrow 3 \rightarrow 4 \rightarrow 7$, and $6 \rightarrow 1$.
EXAMPLE 8-6	Develop a synchronous (bit up/o counter should count up when an the control input is 0.	lown counter with a Gray code sequence. The UP/DOWN control input is 1 and count down when
Solution	 Step 1: The state diagram is sho indicates the state of the UP/DO FIGURE 8-35 	wn in Figure 8–35. The 1 or 0 beside each arrow \overline{WN} control input, <i>Y</i> .
J-K Flip # 3 J-K Fl > 3 J-K Fl	State diagram for a 3-bit up/down Gray code counter. Flup Flup Hups M	$ \begin{array}{c} 1 \\ 100 \\ 1 \\ 0 \\ 101 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0$
3-1-14	Some La Jc	

Step 2: The next-state table is derived from the state diagram and is shown in Table 8–11. Notice that for each present state there are two possible next states, depending on the UP/DOWN control variable, Y.

TABLE 8-11

Next-state table for 3-bit up/down Gray code counter.

PRESENT STATE			NEXT Y = 0 (DOWN)			STATE $Y = 1 (UP)$		
Q_2	Q 1	Q ₀	Q ₂	<i>Q</i> ₁	Q ₀	Q 2	Q ₁	Q
0	0	0	1	0	0	0	0	1
0	0	1	0	0	0	0	1	1
0	1	1	0	0	1	0	1	0
0	1	0	0	1	1	1	1	0
1	1	0	0	1	0	1	1	1
1	1	1	1	1	0	1	0	1
1	0	1	1	1	1	1	0	0
1	0	0	1	0	1	0	0	0





Step 3: The transition table for the J-K flip-flops is repeated in Table 8-12. **TABLE 8-12** FLIP-FLOP INPUTS OUTPUT TRANSITIONS Transition table for a J-K flip-flop. Q_N Q_{N-1} N.ch × V=0 >K=1 0 0 0 X 0 -> 0 X 0 0 X X 0 toggle j=1 2 -31 to ggle 1->1 N.ch S. 0 07 X J=1 K=0 1->0 メ

 $\overline{O}_{2}O_{0}Y$

10

0

X

X

Q2Q0Y

Step 4: The Karnaugh maps for the *J* and *K* inputs of the flip-flops are shown in Figure 8–36. The UP/ $\overline{\text{DOWN}}$ control input, *Y*, is considered one of the state variables along with Q_0 , Q_1 , and Q_2 . Using the next-state table, the information in the "Flip-Flop Inputs" column of Table 8–12 is transferred onto the maps as indicated for each present state of the counter.

201

00

01

11 0

10

00

0

.1

0 X X

1

0

 J_0 map

$Q_2 Q$	1	00	01	11	10	
	00	1	0	0	0	
	01	0	1	0	0	L
	11	х	x	х	х	
	10	\mathbf{x}	x	x	x	

01

X

X

0

х

X

11 10

Х

0

0

х

X X

0

0

Q.Q.

Q.Q.Y

00

01

11

10

92 91 90

0

000

QoY Q_2Q_1 00 01 11 00 0 0 X X X 01 0,0,Y X X 11 х 0 0 10 0 J_1 map

> 0.0.7 0,0, 00 01 11 10 00 X X х 0 01 0 0 0 11 0 10 X X X X





000

 Q_2Q_1Y

10

Х

 $\overline{Q}_2 Q_1 \overline{Y}$

Q.Q.Y

 $Q_2 \overline{Q}_1 \overline{Y}$

11

X

X

X

Jowh



Step 5: The 1s are combined in the largest possible groupings, with "don't cares" (Xs) used where possible. The groups are factored, and the expressions for the J and K inputs are as follows:

 $J_{0} = Q_{2}Q_{1}Y + Q_{2}\overline{Q}_{1}\overline{Y} + \overline{Q}_{2}\overline{Q}_{1}Y + \overline{Q}_{2}Q_{1}\overline{Y}$ $J_{1} = \overline{Q}_{2}Q_{0}Y + Q_{2}Q_{0}\overline{Y}$ $J_{2} = Q_{1}\overline{Q}_{0}Y + \overline{Q}_{1}\overline{Q}_{0}\overline{Y}$ $K_{0} = \overline{Q}_{2}\overline{Q}_{1}\overline{Y} + \overline{Q}_{2}Q_{1}Y + Q_{2}\overline{Q}_{1}Y + Q_{2}Q_{1}\overline{Y}$ $K_{1} = \overline{Q}_{2}Q_{0}\overline{Y} + Q_{2}Q_{0}Y$ $K_{2} = Q_{1}\overline{Q}_{0}\overline{Y} + \overline{Q}_{1}\overline{Q}_{0}Y$ Step 5: The 1s are combined in the largest possible groupings, with "don't cares" (Xs) used where possible. The groups are factored, and the expressions for the *J* and *K* inputs are as follows:

$$J_{0} = Q_{2}Q_{1}Y + Q_{2}Q_{1}Y + \overline{Q}_{2}Q_{1}Y + \overline{Q}_{2}Q_{1}\overline{Y}$$

$$K_{0} = \overline{Q}_{2}\overline{Q}_{1}\overline{Y} + \overline{Q}_{2}Q_{1}Y + Q_{2}\overline{Q}_{1}Y + Q_{2}Q_{1}\overline{Y}$$

$$J_{1} = \overline{Q}_{2}Q_{0}Y + Q_{2}Q_{0}\overline{Y}$$

$$K_{1} = \overline{Q}_{2}Q_{0}\overline{Y} + Q_{2}Q_{0}Y$$

$$K_{2} = Q_{1}\overline{Q}_{0}\overline{Y} + \overline{Q}_{1}\overline{Q}_{0}\overline{Y}$$



Se

- A register is digital circuit with two basic function: data storage and data movement. Usually D-flip flop is used
- Data storage example





direction of the arrows.)

• Serial in/ serial out shift reg.







Show the states of the 5-bit register in Figure 9-6(a) for the specified data input and clock waveforms. Assume that the register is initially cleared (all 0s).



FIGURE 9-6

Open file F09-06 to verify operation.





• Serial in /parallel out



Serial in /parallel out



Show the states of the 4-bit register (SRG 4) for the data input and clock waveforms in Figure 9–9(a). The register initially contains all 1s.

Solution The register contains 0110 after four clock pulses. See Figure 9-9(b).

Related Problem If the data input remains 0 after the fourth clock pulse, what is the state of the register after three additional clock pulses?



EXAMPLE 9-2



Serial in /parallel out

THE 74HC164 8-BIT SERIAL IN/PARALLEL OUT SHIFT REGISTER



The 74HC164 is an example of an IC shift register having serial in/parallel out operation. The logic diagram is shown in Figure 9–10(a), and a typical logic block symbol is shown in part (b). Notice that this device has two gated serial inputs, A and B, and a clear (\overline{CLR}) input that is active-LOW. The parallel outputs are Q_0 through Q_7 .







Serial in /parallel out

A sample timing diagram for the 74HC164 is shown in Figure 9–11. Notice that the serial input data on input A are shifted into and through the register after input B goes HIGH.



• Parallel in /serial out





(b) Logic symbol

• Parallel in /serial out

EXAMPLE 9-3

Show the data-output waveform for a 4-bit register with the parallel input data and the clock and SHIFT/LOAD waveforms given in Figure 9–13(a). Refer to Figure 9–12(a) for the logic diagram.





Solution On clock pulse 1, the parallel data $(D_0D_1D_2D_3 = 1010)$ are loaded into the register, making Q_3 a 0. On clock pulse 2 the 1 from Q_2 is shifted onto Q_3 ; on clock pulse 3 the 0 is shifted onto Q_3 ; on clock pulse 4 the last data bit (1) is shifted onto Q_3 ; and on clock pulse 5, all data bits have been shifted out, and out a shifted onto Q_3 ; and on

• Parallel in /parallel out

Figure 9-16 shows a parallel in/parallel out register.



A FIGURE 9-16

A parallel in/parallel out register.

• Parallel in /parallel out

THE 74HC195 4-BIT PARALLEL-ACCESS SHIFT REGISTER



The 74HC195 can be used for parallel in/parallel out operation. Because it also has a serial input, it can be used for serial in/serial out and serial in/parallel out operations. It can be used for parallel in/serial out operation by using Q_3 as the output. A typical logic block symbol is shown in Figure 9–17.



When the $SHIFT/\overline{LOAD}$ input (SH/\overline{LD}) is LOW, the data on the parallel inputs are entered synchronously on the positive transition of the clock. When SH/\overline{LD} is HIGH, stored data will shift right $(Q_0 \text{ to } Q_3)$ synchronously with the clock. Inputs J and \overline{K} are the serial data inputs to the first stage of the register (Q_0) ; Q_3 can be used for serial output data. The active-LOW clear input is asynchronous.

The timing diagram in Figure 9-18 illustrates the operation of this register.

• Bidirectional shift register



Bidirectional shift register

EXAMPLE 9-4

Determine the state of the shift register of Figure 9–19 after each clock pulse for the given $RIGHT/\overline{LEFT}$ control input waveform in Figure 9–20(a). Assume that $Q_0 = 1$, $Q_1 = 1$, $Q_2 = 0$, and $Q_3 = 1$ and that the serial data-input line is LOW.



Solution See Figure 9-20(b).

Related Problem

Invert the *RIGHT/LEFT* waveform, and determine the state of the shift register in Figure 9–19 after each clock pulse.

• Bidirectional shift register





• shift register as counter (Self study)