



تقدم لجنة EiCoM الاكاديمية

دفتر فاينل لمادة:  
**منطق رقمي**

من شرح:  
**د. سامر خصاونة**

جزيل الشكر للطالب:  
**تسنيم بركات**



## Numbering system:

1) A way of representing quantities

2) every N.S has Radix (R) (base)

determine total number  
of numbers available

naming

$R=10 \rightarrow$  عشري

$R=5 \rightarrow$  خماسي

$R=2 \rightarrow \{0,1\}$

$\{0,1,2,3,\dots,9\}$   
↑ zero  
↑  $r-1$   
10 items  
number  
symbols

3) There are so many numbering systems

$R=12 \rightarrow \{0,1,2,3,4,5,6,7,8,9,A,B\}$

$R=16$  الهادس عشر / Hexa decimal

$\{0,1,2,3,4,5,6,7,8,9,A,B,C,D,E,F\}$

(most common)

التربيعي \*  $R=2, R=8, R=10, R=16$

binary / ثنائي

$\{0,1\}$

ثماني  
octal

$\{0,\dots,7\}$

$\{0,\dots,15\}$

$\{0,\dots,F\}$

Similarity: all numbering system represent quantity but in different shape.

$R=2 \rightarrow 1111$

$R=8 \rightarrow 17$

$R=10 \rightarrow 15$

$R=16 \rightarrow F$

$(15)_{10} = (17)_{\text{octal}} = (1111)_2 = (F)_H$

\*  $(200)_{16} \neq (200)_{10}$

Smallest R:

$$R = 0 \rightarrow \{ \} \times$$

$$R = 1 \rightarrow \{0\} \times$$

$$R = 2 \Rightarrow \{0, 1\} \checkmark \rightarrow \text{smallest Radix (R)}$$

$$1 \quad 11 \quad 10 \quad 01 \quad 1011$$

$$R = 3 \checkmark$$

R is integer  $\geq 2$   
and positive

Number structure

$$\downarrow \in \text{domain} \in \{0, \dots, r-1\}$$

$$1234 \in r = 5$$

$$1367 \notin r = 7$$

$$(666.66)_7$$

$\downarrow \quad \downarrow \quad \downarrow \quad \downarrow \quad \downarrow$   
 $7^2 \quad 7^1 \quad 7^0 \quad 7^{-1} \quad 7^{-2}$

$$\rightarrow \boxed{6x^2 + 6x + 6x7} + \boxed{\frac{6}{7} + \frac{6}{49}}$$

$$(349.9)_{10}$$

$$300 + 40 + 9 + \frac{9}{10} \rightarrow 10^2 \quad 10^1 \quad 10^0 \quad 10^{-1}$$



② From decimal  $\rightarrow$  Any system

$d \rightarrow (2, 3, 4, 5, \dots, 8)$   
 $\downarrow$  binary  $\quad \quad \quad \downarrow$   $q$

Integer number:  
 Repeated division  
 fraction:  
 Repeated multiplication

$(31.5)_{10} \rightarrow ( )_3$

\* integer: divide by destination Radix ( $r$ ) until you reach zero, take remainder at each step

\* float: multiply by destination Radix ( $r$ ), take out integer part, continue until you reach zero or repetition occurs

Ex:  $(135.75)_{10} \rightarrow ( )_2 \quad R=2 \in \{0,1\}$

① 135

remainder

② 0.75

2	135	1
2	67	1
2	33	1
2	16	0
2	8	0
2	4	0
2	2	0
2	1	1
	0	

\* LSB

\* MSB

stop

$0.75 \times 2 = 1.5$   
 $0.5 \times 2 = 1.0$   
 $0.0$  stop  
 $0.75 = 0.11$

MSB

LSB

135 = 10000111  
 $2^7 \quad 2^2 \quad 2^1 \quad 2^0$   
 Verification  
 $135 = 1 \times 2^7 + 1 \times 2^2 + 1 \times 2^1 + 1 \times 2^0$   
 $= 128 + 4 + 2 + 1$   
 $= 135$

$\therefore (135.75)_{10} = (10000111.11)_2$

$$\text{Ex: } (74.2)_{10} \rightarrow ( \quad )_2$$

2	74	0	LSB
2	37	1	
2	18	0	
2	9	1	
2	4	0	
2	2	0	
2	1	1	MSB
	0		

$$\begin{aligned} &\rightarrow 0.2 \times 2 = 0.4 \quad \text{MSB} \quad 0 \\ &0.4 \times 2 = 0.8 \quad 0 \\ &0.8 \times 2 = 1.6 \quad 1 \\ &0.6 \times 2 = 1.2 \quad 1 \\ &0.2 \times 2 = 0.4 \quad \text{stop} \quad \text{LSB} \end{aligned}$$

$$\therefore (74.2)_{10} \approx (1001010.0011)_2$$

$$\text{Ex: } (187)_{10} \Rightarrow ( \quad )_{16}$$

16	187	11	→ LSB
16	11	11	→ MSB
	0		

$$B = 11$$

$$\therefore (187)_{10} = (BB)_{16}$$

$$\text{Ex: } (74.2)_{10} \rightarrow (\quad)_8$$

8	74	2	} LSB
8	9	1	
8	1	1	
	0		} MSB

$\in \{0, \dots, 7\}$

$$74 = 112$$

$$0.2 \times 8 = 1.6 \quad 1 \rightarrow \text{MSB}$$

$$0.6 \times 8 = 4.8 \quad 4$$

$$0.8 \times 8 = 6.4 \quad 6$$

$$0.4 \times 8 = 3.2 \quad 3 \rightarrow \text{LSB}$$

$$0.2 \times 8$$

$$0.2 = 0.1463 \dots \therefore (74.2)_{10} \approx (112.1463 \dots)_8$$

$$\text{Ex: } (201.5)_{10} \rightarrow (\quad)_{16}$$

16	201	9	} $0.5_{10} \Rightarrow (\quad)_{16}$
16	C (12)	C $\rightarrow$ 12	
$\frac{C^{12}}{16}$	$\emptyset$		

$$0.5 \times 16 = 8.0 \quad 8$$

0.0  $\rightarrow$  stop

$$(0.5)_{10} = (0.8)_{16}$$

$$\downarrow \quad \downarrow$$

$$10^{-1} \quad 16^{-1}$$

$$\therefore (201.5)_{10} = (C9.8)_{16}$$


16

③ fast decimal to binary conversion


\* try to decompose the integer number into its components

Ex:  $(112)_{10} \xrightarrow{\text{fast}} (\quad)_2$

$(112)_{10} = (11000000)_2$



Ex:  $(31)_{10} \xrightarrow{\text{fast}} (\quad)_2$



$(31)_{10} = (11111)_2$

④ Octal ↔ binary

represent each octal number as 3 binary bits or vice versa

$(\quad)_8 \rightarrow (\quad)_2$

octal	binary
0	000
1	001
2	010
3	011
4	100
5	101
6	110
7	111

Ex:  $(765)_8 \rightarrow (111110101)_2$

↓ ↓ ↓  
111 110 101

Ex:  $(50.12)_8 \rightarrow (101000.001010)_2$

↓ ↓ ↓ ↓  
101 000 001 010

$$\begin{array}{cccccc} (110111010.110100) & \text{binary} \\ \downarrow & \downarrow & \downarrow & \downarrow & \downarrow \\ (672.64) & \text{octal} \end{array}$$

$$\begin{array}{cccc} \text{Ex: } (001011.010)_2 \\ \downarrow & \downarrow & \downarrow \\ (13.2)_{\text{octal}} \end{array}$$

⑤ Hexa decimal  $\leftrightarrow$  binary


each 4 bits in binary is replaced by one Hexa number

$$(F21.7)_H \rightarrow (\underbrace{1111}_F \underbrace{0010}_2 \underbrace{0001}_1 \underbrace{0111}_7)_{\text{binary}}$$

$$\begin{array}{ccc} (\underbrace{0010}_2 \underbrace{1011}_B \underbrace{1000}_8)_2 \\ \downarrow & \downarrow & \downarrow \\ (2B.8)_H \end{array}$$

10-15  
A  $\rightarrow$  f

\* Binary arithmetic (+, -, \*)



Ex: 27

$$\begin{array}{r} 32 \quad 16 \quad 8 \quad 4 \quad 2 \quad 1 \\ X \quad 1 \quad 1 \quad 0 \quad 1 \quad 1 \end{array}$$

- ① 1's complement
- ② 2's complement
- ③ signed Magnitude (SM)

Range:  $(0, 2^n - 1)$

number of values =  $2^n$

### ① sign-magnitude (SM)

for positive 

S	M
0	get magnitude

for negative 

S	M
1	get magnitude

\* range:  
 $(-(2^{n-1}), 2^{n-1})$

Ex: -13 → 

S	M
1	1101

\* number of values:  $2^n$

### ② 1's complement (Diminished radix complement)

for positive 

S	M
0	convert to binary copy paste in M

\* positive numbers are never flipped

for negative 

S	M
1	[ ]

1) convert to binary

2) flip all bits 0110 → 1001

3) store flipped binary value

### ③ 2's complement (Radix complement)

for positive 

S	M
0	convert to binary paste binary value

for negative 

S	M
1	[ ]

① get binary value

② flip all binary bits

③ Add (one) to binary bits that are flipped

④ store result in M

Ex: represent 58 in binary (unsigned)

32	16	8	4	2	1	M
1	1	1	0	1	0	111010

copy-paste

\*  $58_{10}$  needs at least 6 bits, so 5 bits can't represent 58

and 7 bits can represent 58  $\rightarrow 0111010$

not signed

Ex: represent  $(+35)_{10} \rightarrow$  in binary

S	M
0	100011

$\therefore +35 = (0100011)_{1's}$

$= (0100011)_{2's}$

$= (0100011)_{s/M}$

32	16	8	4	2	1
1	0	0	0	1	1

Ex: represent  $(-35)_{10} \rightarrow$  ( ) binary

① s/M 

S	M
1	100011

② 1's 

S	M
1	011100

③ 2's 

S	M
1	011101

Ex: what is the decimal value of  $(101011)_2$

① if unsigned  $\Rightarrow$   $\boxed{101011} = 43$

32 16 8 4 2 1

② SIM  $\Rightarrow$   $\boxed{1} \mid \boxed{01011} = -11$

s M

if signed

③ 1's  $\Rightarrow$   $\boxed{1} \mid \boxed{01011} = -20$

(-) 10100

④ 2's  $\Rightarrow$   $\boxed{1} \mid \boxed{01011}$

(-) 10100 +

---

10101 = -21

Ex: If  $n=6$ ,  $r=2$  what is the range for unsigned numbers?

range:  $(0, 2^n - 1) = (0, 2^6 - 1) = (0, 63)$

minimum value  $\swarrow$  maximum value  $\nwarrow$

Ex: If  $n=8$  represent 520? (unsigned)

range:  $(0, 2^n - 1) = (0, 255)$

$\rightarrow$  520 can't be represented (out of range)

Ex: represent +5 when  $n=8$ ,  $r=2$  using SM

$(\underline{0000} \mid \underline{00101})_{SM}$

sign  $\swarrow$  magnitude  $\downarrow$

Ex: what is the following number?

$$1) (01010)_2 \text{ is } 8+2 = 10$$

+ve  $\begin{matrix} 8 & 4 & 2 & 1 \end{matrix}$

$$2) (11010)_2 \text{ is } -ve$$

convert to positive number  $(00101)$

$$00101 = 1+4 = 5$$

$$\rightarrow (11010)_2 \text{ is } = -5$$

Ex: find  $(-15)$  if  $n=6$  in 1's complement

$$+15 \quad \underline{0} \quad \underline{0} \quad \underline{1} \quad \underline{1} \quad \underline{1} \quad \underline{1}$$

$\begin{matrix} 16 & 8 & 4 & 2 & 1 \end{matrix}$

$$-15 \quad \underline{1} \quad \underline{1} \quad \underline{0} \quad \underline{0} \quad \underline{0} \quad \underline{0}$$

Ex: what is the following number in decimal?

$$1) (01101)_2 \text{ is } \rightarrow 1+4+8 = +13$$

+ve  $\begin{matrix} 8 & 4 & 2 & 1 \end{matrix}$

$$2) (10110)_2 \text{ is } \textcircled{1} \text{ find 1's complement}$$

-ve  $\textcircled{2}$  Add 1 to the result

$$10110 \rightarrow 01001$$

$$\begin{array}{r} 01001 \\ +1 \\ \hline 01010 \end{array} \Rightarrow 01010 = +10$$

$\begin{matrix} 8 & 4 & 2 & 1 \end{matrix}$

$$(10110)_2 \text{ is } = -10$$

Ex: find  $(-9)$  in 2's complement if  $n=7$ ?

$$+9 = 0001001 \rightarrow (1110110)$$

$$-9 = 1110110$$

$$\begin{array}{r} 1+ \\ \hline (1110111)_{2's} \end{array}$$

Ex: find  $(-15)$  in 2's complement if  $n=5$ ?

$$+15 = 01111 \rightarrow (10000)$$

$$-15 = 10000$$

$$\begin{array}{r} 1+ \\ \hline (10001)_{2's} \end{array}$$

Ex: represent  $-42.75$  using

$$\text{S/M} \quad \boxed{1 \mid 101010.11}_{(-)}$$

$$M = 42.75$$

$$101010 \Rightarrow 42$$

3 2 1 6 8 4 2 1

$$1's \quad \boxed{1 \mid 010101.00}_{(-)}$$

$$0.11 \Rightarrow 0.75$$

$$M = 42.75 = 101010.11$$

$$2's \quad 101010100$$

1+

$$= \boxed{1 \mid 010101.01}$$

Ex: convert  $(1111)_1$ 's  $\rightarrow$   $(\quad)_{2s}$

1's  $\boxed{1 \mid 111}$   $\rightarrow$  4 digits (4 bits)

2's  $\boxed{1 \mid 1000}$   $\rightarrow$  5 bits

Represent Zero as "signed" number in binary

S | M  
S/M  $\boxed{0 \mid 000}$   
+ zero

S | M  
 $\boxed{1 \mid 000}$   
- zero

$\therefore$  in S/M there are 2 zero's

S | M  
1's  $\boxed{0 \mid 0000}$   
+ zero

S | M  
 $\boxed{1 \mid 1111}$   
- zero

$\therefore$  1's there are 2 zeros

S | M  
2's  $\boxed{0 \mid 0000}$   
+ zero

S | M  
 $\boxed{\quad \mid \quad}$

No negative zero

$\therefore$  only one zero in 2's

System	Range	total numbers represented
unsigned	$[0, 2^n - 1]$	$2^n$
SIM	$[-(2^{n-1} - 1), (2^{n-1} - 1)]$	$2^n$
1's	$[-(2^{n-1} - 1), (2^{n-1} - 1)]$	$2^n$
2's	$[-(2^{n-1}), (2^{n-1} - 1)]$	$2^n$

Ex: How many bits are required to represent  $(-121)_{\text{decimal}}$  in 2's complement?

8 bits  $[-128, 127] \rightarrow$  at least 8 bits

\* Extension: enlarge the number size without affecting the sign or magnitude

① unsigned

101  $\Rightarrow$  000101

3 bits

6 bits

(Zero extension)

(extend by adding zeros)

② SIM

1	101
---	-----

 $\Rightarrow$ 

1	0000101
---	---------

 (Zero extension)

③ 1's, 2's 

0	101
---	-----

 $\Rightarrow$ 

0	000101
---	--------

(sign extension)

1	101
---	-----

 $\Rightarrow$ 

1	111101
---	--------

(extend the sign bit)

$$1's \quad 2's \quad \Rightarrow r=2$$

$$7's \quad 8's \quad \Rightarrow r=8$$

$$14's \quad 15's \quad \Rightarrow r=15$$

$$R-1 \quad R \quad R$$

$$B + \underbrace{(-B)}_{\text{complement}} = r^n$$

$B$ : number,  $r$ : radix,  $n$ : # of digits

Find 8's complement  $B + (-B) = r^n \rightarrow n^{th} \text{ max}$   
 for  $(160)_8$ ?   
 $\begin{array}{r} \text{---} \\ \text{---} \\ \text{---} \\ \text{---} \end{array} \begin{array}{l} 7 \\ 7 \\ 7 \\ 7 \end{array} \begin{array}{l} \\ \\ \\ 8 \end{array}$

$r$ : 8 octal,  $n$ : 3 digits,  $B = 160$

$$160 + \square = 8^3$$

8's complement of 160 is  $8^3 - 160$

find  $R$ 's complement of  $(123)_4$

$$123 + (-B) = 4^3 \quad \begin{array}{l} B=123 \\ n=3 \\ r=4 \end{array}$$

$$-B = 4^3 - 123$$

(R-1) complement:

$$B + (-B) = \underset{\substack{\downarrow \\ \text{max}}}{r^n} - 1$$

Find (R-1) complement for  $(511)_{10}$

$$B = 511, r = 10, n = 3$$

$$511 + (-B) = 10^3 - 1$$

$$10^3 - 1 - 511 = 1000 - 1 - 511 = 488_{10}$$

$$\star r \text{ complement} \Rightarrow B + (-B) = r^n$$

$$\star (r-1) \text{ complement} \Rightarrow B + (-B) = r^n - 1$$

\* **Overflow**: The number is too large or too small to be represented using  $n$

Ex: perform  $10_d + 9_d$  in 4 bits (binary arithmetic)

$10_d + 9_d = 19_d \rightarrow$  Can't be represented in 4 bits  
 X range 4 bits  $\rightarrow [0, 15]$

Ex: perform in binary  $-13_d + -12_d$   $n = 5$  bits

use 1's complement

$n = 5$  bits  $\rightarrow [-(2^{n-1}-1), (2^{n-1}-1)] = [-15, +15]$

$-13_d + -12_d = -25_d \rightarrow$  Can't be represented in 5 bits

Binary Arithmetic:  $A+B$ ,  $A-B$ ,  $n$ : given

⊗ unsigned Addition:  $(A+B)$

A is unsigned, B is unsigned

① represent A, B in binary unsigned format

(<sup>check</sup>\*, <sup>check</sup>\*)

② perform addition extension

③ check overflow

if  $cout = 1 \rightarrow$  overflow

else result is correct

⊗ unsigned subtraction ( $A - B$ )  
 $A, B$  are both unsigned

① Get  $A, B$  in binary given that

$$A - B = A + (-B)$$

↓ positive
↓ negative

$-B$  could be represented in 1's comp or 2's comp

→ for 1's comp:  $A$  and  $B$  are represented in 1's

( $*$ ,  $*$ )  
 check ←      → check

perform addition

- if  $cout = 1$  → ignore  $cout$  and add 1 to result  
 else final result = -(1's of answer)

→ for 2's comp:

perform addition

- if  $cout = 1$  → ignore  $cout$ , result as it is  
 else final answer = -(2's complement of binary answer)

cin  
 0

cout	X	X	X	X	
0	y	y	y	y	+

⊛ signed addition, signed subtraction,  
 $(A+B)$ ,  $(A-B) \Rightarrow A, B$  both signed

① convert subtraction into addition  
 $A+B$ ,  $A-B \Rightarrow A+(-B)$

② convert numbers  $(A, B)$  into signed representation (1's or 2's)

$$A - B = A + (-B)$$

$\hookrightarrow$  mix sign and magnitude

③ perform addition

$\Rightarrow$  for 1's complement:

- if  $c_{in} = c_{out} \rightarrow$  no overflow

$\rightarrow$  add 1 to result if  $c_{out} = 1$

else ( $c_{in} \neq c_{out}$ )  $\rightarrow$  overflow (result is not correct)

$\Rightarrow$  for 2's complement:

- if  $c_{in} = c_{out} \rightarrow$  result is correct (No overflow)

else ( $c_{in} \neq c_{out}$ )  $\rightarrow$  result is not correct (overflow)

Ex: perform the following using unsigned ( $n=6$ )

$$60_d + 35_d$$

$$60_d = (111100)_{\text{unsigned}}$$

32 16 8 4 2 1

$$35_d = (100011)_{\text{unsigned}}$$

$$\square \text{ cin} = 0$$

$$\text{cout} \quad 11100$$

for 6 bits:  $[0, 2^6 - 1]$

$$\square 100011 +$$

$[0, 63]$

$$011111$$

$\therefore \text{cout} = 1 \rightarrow \text{overflow (incorrect)}$

for  $n=7$ :  $[0, 2^7 - 1]$

$[0, 127]$

$$0111100$$

$$0100011 +$$

$$\text{cin} = 1$$

$$1011111$$

$\text{cout} = 0 \Rightarrow \text{no overflow}$

Ex: perform the following using unsigned ( $n=7$ )

$$51_d - 23_d$$

①  $51_d + (-23)$

② convert to binary:

using 1's

$$51 = 110011 \quad (\text{unsigned})$$

$$23 = 10111$$

$$+51 \quad \begin{array}{|c|c|} \hline s & M \\ \hline 0 & 110011 \\ \hline \end{array}$$

$$-23 \quad \begin{array}{|c|c|} \hline s & M \\ \hline 1 & 101000 \\ \hline \end{array} \quad \text{sign extension}$$

$$0110011$$

$$+ \quad \begin{array}{|c|c|} \hline s & M \\ \hline 1 & 101000 \\ \hline \end{array}$$

$$0011011$$

carry out = 1  $\rightarrow$  ignore

$$\text{final result } 0011011 + 1 = 0011100$$

$$\boxed{0011100} = (28)_{10}$$

$$25.5_d - 30_d, \quad n=7 \quad \text{signed}$$

① convert to addition

$$25.5 + (-30)$$

② to binary

(using 1's comp)

$$25.5 = 11001.1$$

$$30 = 11110.0$$

$$25.5 - 30 = -14.5$$

overflow?

$$-14.5 = \boxed{1100.1}$$

1 bit for s

4 bits for M

$\therefore$  5 bits

(No overflow)

$$+25.5 = \boxed{011001.1}$$

$$-30 = \boxed{100001.1}$$

$$\begin{array}{r} 01100 \overset{1}{1} \overset{1}{.} 1 \\ 10000 \overset{1}{1} \overset{1}{.} 1 + \\ \hline 111011.0 \end{array} \Rightarrow \boxed{111011.0}_2 = -4.5$$

$c_{in} = c_{out} = 0 \rightarrow$  no overflow (correct)

Ex:  $n=4$ , Find  $4+4$  using 1's comp

$$+4 = \boxed{0100}$$

$$\begin{array}{r} 0100 \\ 0100 + \\ \hline 1000 \end{array}$$

$$c_{in} = 1, c_{out} = 0$$

$$0100 +$$

$$c_{in} \neq c_{out} \rightarrow \text{overflow}$$

$$1000$$

(wrong result)

Ex:  $n=5$ , find  $3-14$  unsigned using 1's comp

$$3 = 0011 \rightarrow +3 = 0011$$

$$14 = 1110 \rightarrow -14 = 10001$$

$$\begin{array}{r} 00011 \\ 10001 + \\ \hline 10100 \end{array}$$

$$10001 +$$

$$10100$$

$$c_{out} = 0$$

$\therefore$  the answer is  $-01011 = (-11)_{10}$

Ex: Find  $-1.5_d + 9.75$  (signed)  $n=7$ , 1's comp

$$1.5 = (1.10)_b \xrightarrow{\text{unsigned}} \begin{array}{|c|c|} \hline s & M \\ \hline 1 & 0.01 \\ \hline \end{array} \rightarrow \begin{array}{|c|c|} \hline +s & M \\ \hline 1 & 110.01 \\ \hline \end{array}$$

$$9.75 = (1001.11) \rightarrow \begin{array}{|c|c|} \hline 0 & 1001.11 \\ \hline \end{array} \rightarrow \begin{array}{|c|c|} \hline 0 & 1001.11 \\ \hline \end{array}$$

$$\text{cin } \boxed{1} \quad 111111$$

$$11110.01$$

$$\begin{array}{r} \boxed{1} \quad 01001.11 + \\ \text{cout} \quad 01000.00 \end{array}$$

cin = cout  $\rightarrow$  no overflow

$$\text{cout} = 1 \Rightarrow \text{final result} = 01000.00 + 1$$

$$= 01000.01 = 8.25$$

Ex: Find  $-45 - 90$  signed, 2's comp  
 $-45 + (-90)$

$$45 = 101101 \rightarrow \begin{array}{|c|c|} \hline 1 & 010011 \\ \hline \end{array} \quad 2's$$

$$90 = 1011010 \rightarrow \begin{array}{|c|c|} \hline 1 & 0100110 \\ \hline \end{array} \quad 2's$$

$$\text{cin } \boxed{1} \quad 11$$

$$11010011$$

cout

$$\boxed{1} \quad 10100110 +$$

$$01111001$$

$\therefore \text{cin} \neq \text{cout} \Rightarrow$  overflow

Ex: Find the value:

$$\begin{array}{r} \text{cin} \rightarrow \boxed{1} \ 10 \ 11 \\ 101101 \\ 001010 \end{array} \quad \leftarrow \text{signed 1's comp}$$

$$\begin{array}{r} \text{cout} \rightarrow \boxed{1} \ 111110 + \\ 110101 \end{array} \quad \text{cin} = \text{cout} \rightarrow \text{no overflow}$$

$$\begin{array}{r} 1 \\ 110101 \end{array}$$

1+  $\Rightarrow$  final answer: (-) 001001 = -1

$$110110$$

Ex: Find the value:

$$(011010)_{1's}$$

$$(111)_{2's} +$$

option 1:

$$(011010)_{1's} = (011010)_{2's}$$

$$(111)_{2's} = (111111)_{2's}$$

$$\text{cin} \rightarrow \boxed{1} \ 111$$

$$011010$$

$$\text{cout} \rightarrow \boxed{1} \ 111111 +$$

$$011001$$

$\therefore \text{cin} = \text{cout} \rightarrow \text{answer is } 011001$

Option 2:

$$(111)_2's = (111111)_2's = (111110)_1's$$

cin  $\rightarrow$   $\boxed{1}$  111(011010)<sub>1</sub>'s
 cout  $\rightarrow$   $\boxed{1}$  (111110)<sub>1</sub>'s +  
 011000
cin = cout  $\rightarrow$  no overflow

$$011000 + 1 = 011001$$

 $\rightarrow$  binary code  
 of +25<sub>10</sub>

Binary code: string of zeros and ones to represent another quantities

$$5_H \rightarrow (10101)_2 \quad 5.5_d \rightarrow (101.1)_2$$

Binary codes:

① Character coding (ASCII)

② Gray code

③ BCD: Binary coded Decimal

④ Unicode

 $\boxed{1}$  ASCII:128 character  $\rightarrow$  n = 7 digits (bits)

Byte = 8 bits so we use 8 digits to represent

ASCII code characters (n = 8)

The extra digit is used for parity (error detection)

\* Even Parity: (even number of ones)

$$A = 1000001 \Rightarrow 1000001\underline{0}$$

$$a = 1100001 \Rightarrow 1100001\underline{1}$$

sender  $\longrightarrow$  receiver

$$11010100 \quad 11000100$$

number of ones  $n=4$   
(even)

$n=3$  (odd)

error detected

$$10110010$$

$$11010010$$

$n=4$  (even)

$n=4$  (even)

No error detected

\* odd parity: (odd number of ones)

$$A = 1000001 \Rightarrow 1000001\underline{1}$$

$$a = 1100001 \Rightarrow 11\underline{0}0001\underline{0}$$

sender  $\longrightarrow$  receiver

$$11000001 \quad 11010101$$

$n=3$  (odd)

$n=5$  (odd)

no error detected

\* disadvantages of parity detection:

1) No error recovery (location of error can't be detected)

2) Can detect odd number of errors only

## 2] Gray code: (reflected binary)

000	} we used 4 numbers in gray to generate another 4 numbers in gray	0000
001		0001
011		0011
<u>010</u>		0010
110		0110
111		0111
101		0101
100		<u>0100</u>

1100

1101

1111

1110

1010

1011

1001

1000

★ Conversion between

binary and gray:

And, or, not, XOR

↖ exclusive or

$$1101 \text{ and } 0101 = 0101$$

$$1 \text{ XOR } 1 \Rightarrow 0, 1 \text{ XOR } 0 \Rightarrow 1$$

$$0 \text{ XOR } 0 \Rightarrow 0, 0 \text{ XOR } 1 \Rightarrow 1$$

$$1101 \text{ XOR } 0101 = 1000$$

✧ Convert from binary to gray :

① copy MSB

②  $G[i] = \text{XOR}(B[i], B[i+1])$

$(1011101)_B$

↓

$(1110011)_G$

$(010111101)_B$

↓

$(011100011)_G$

✧ Convert from Gray to binary :

① copy MSB

②  $B[i] = \text{XOR}(G[i], B[i+1])$

$(1110011)_G$

↓

$(1011101)_B$

**3** BCD: Binary coded decimal  
(0-9) not as Hexa (act as Hexa)

$(567)_{10} \rightarrow (0101\ 0110\ 0111)_{BCD}$   
                  5      6      7

$(C12)_H \rightarrow (X)_{BCD}$

$(7890)_{10} \rightarrow (0111\ 1000\ 1001\ 0000)_{BCD}$   
                  7      8      9      0

\* Byte representation of BCD  $(7890)_{BCD}$

→ option 1: (Packed representation)

0111	1000	1001	0000
byte 1		byte 2	

→ option 2: (unpacked representation)

empty_0111	1000_empty	1001_empty	empty_0000
BCD1	BCD2	BCD3	BCD4

Gray → 2 → 10 → BCD (convert from gray to BCD)

Hexa → 10 → BCD (convert from Hexa to BCD)

[4] Unicode: (same as ASCII but support other languages)

Ch 5: Boolean algebra and logic gates:

\*logic gates  $\begin{cases} \rightarrow \text{fundamental} \\ \rightarrow \text{non fundamental} \end{cases}$

[1] fundamental:

① And:  $A \cdot B$ ,  $\begin{matrix} (0,1) A \\ (0,1) B \end{matrix} \Rightarrow \text{D} \Rightarrow f$ , truth table (behavior)

A	B	F
0	0	0
0	1	0
1	0	0
1	1	1

$A, B \rightarrow$  inputs  
 $F \rightarrow$  output

② OR:  $A + B$ ,  $\begin{matrix} A \\ B \end{matrix} \Rightarrow \text{+} \Rightarrow f$

A	B	F
0	0	0
0	1	1
1	0	1
1	1	1

③ Not:  $\bar{A}$ ,  $\bar{B}$ ,  $A \rightarrow \bar{A}$ ,  $B \rightarrow \bar{B}$

A	F = $\bar{A}$
0	1
1	0

\* Every input or output wire can carry 1 bit

② Non fundamental

① NAND: (not And)

$A \cdot B$ ,  $(A \uparrow B)$ ,  $\begin{matrix} A \\ B \end{matrix} \rightarrow \text{NAND} \rightarrow F$

A	B	F
0	0	1
0	1	1
1	0	1
1	1	0


$\Rightarrow \text{NAND} \rightarrow 1 \text{ gate (Nand)}$

$\Rightarrow \text{AND} \rightarrow 2 \text{ gates (And, not)}$

② NOR:  $\overline{A+B}$ ,  $\begin{matrix} A \\ B \end{matrix} \rightarrow \text{NOR} \rightarrow F$


A	B	F
0	0	1
0	1	0
1	0	0
1	1	0

$(A \downarrow B)$

③ XOR:  $A \oplus B$ , 

A	B	F
0	0	0
0	1	1
1	0	1
1	1	0

$$A \oplus B = \bar{A} \cdot B + A \cdot \bar{B}$$

④ XNOR:  $\overline{A \oplus B}$ , 

A	B	F
0	0	1
0	1	0
1	0	0
1	1	1

$$\overline{A \oplus B} = A \cdot B + \bar{A} \cdot \bar{B}$$

truth table: inputs | outputs

number of rows = 2 <sup>number of inputs</sup>

number of columns = number of inputs + number of outputs

→  $A \cdot B$ 

\* Logic gate: hardware that can do boolean function


\* boolean expression: connection of multiple boolean operation  
Ex:  $(\bar{A} \cdot \bar{B}) + (C + \bar{D})$

\* term: part of expression that is evaluated as one unit  
 $(\bar{A} \cdot \bar{B}) + (C + \bar{D}) \rightarrow 2$  terms

\* Literal: variable name

$(\bar{A} \cdot \bar{B}) + (C + \bar{D}) \rightarrow 4$  literals

→ To evaluate a boolean expression



Remainder \* all inputs should be in binary  $\{0, 1\}$

\* result should be binary

\* priority ( ) first

\* Not

\* And

\* OR

$$F = A \oplus B = \overbrace{\bar{A} \cdot B}^{\text{term 1}} + \overbrace{A \cdot \bar{B}}^{\text{term 2}}$$

XOR

$$\text{XOR} = 2 \text{ Not}$$

$$2 \text{ And}$$

$$1 \text{ OR}$$

$$F = A \downarrow B = \overline{A + B} = \overline{(A + B)}$$

NOR

⑤ Last

③ not x.c

④ (not x.c).E

Ex: Evaluate  $F(A,B,C,D,E) = D + \frac{(A+B)C}{x} \cdot E$

$A,B=0, C=1, D=0, E=1$

① A OR B

② x.c

①  $(A+B) = 0 \rightarrow F = D + \overline{0 \cdot C} \cdot E$

②  $0 \cdot C = 0 \rightarrow F = D + \overline{0} \cdot E$


③ Not = 1  $\rightarrow F = D + (1 \cdot E)$

④ And  $1 \cdot E = 1 \rightarrow F = D + 1$

⑤ OR  $F = 1$

\* Evaluation based on timing diagram:

$F(A,B,C) = A \oplus B \oplus C$



A

B

C

F

t<sub>2</sub>

t<sub>3</sub>

t<sub>4</sub>

t<sub>6</sub>




t<sub>5</sub>

XOR is odd gate  $\rightarrow$  produces 1 if there are odd number of 1 in input

$$1 \text{ XOR } 1 \text{ XOR } 1 \text{ XOR } 1 = 0$$

$$1 \text{ XOR } 1 \text{ XOR } 0 \text{ XOR } 1 = 1$$

Assume an even gate xyz







## Equivalency of logic gates: (universality)

\* A universal gate is a gate that can act as Not/OR/And (can be fundamental)

\* NAND and NOR are both universal

(NOR), (NAND) can work as Not, OR, AND

NAND	NOR	
		Not
		OR ( $A+B$ )
		AND ( $A \cdot B$ )

$$\overline{A \cdot B} = A + B \rightarrow \text{NAND As OR}$$

$$\overline{A \cdot A} = \overline{A} \rightarrow \text{NAND As Not}$$



$$\begin{aligned}
 y = x = \overline{A \cdot B} &= \overline{x \cdot y} \\
 &= \overline{(A \cdot B) \cdot (A \cdot B)} \\
 &= \overline{(A \cdot B)} = A \cdot B \\
 &= A \cdot B
 \end{aligned}
 \left. \vphantom{\begin{aligned} y = x = \overline{A \cdot B} \\ = \overline{(A \cdot B) \cdot (A \cdot B)} \\ = \overline{(A \cdot B)} = A \cdot B \\ = A \cdot B \end{aligned}} \right\} \rightarrow \text{NAND As AND}$$

$$\overline{A+A} = \bar{A} \rightarrow \text{NoR As Not}$$

$$\begin{aligned} x = y = \overline{A+B} = \overline{x+y} \\ = \overline{(A+B) + (A+B)} \\ = \overline{(A+B)} \\ = A+B \end{aligned} \rightarrow \text{NoR As OR}$$

$$\begin{aligned} x = \bar{A}, y = \bar{B} \\ \overline{x+y} = \overline{(\bar{A} + \bar{B})} \\ = A \cdot B \end{aligned} \rightarrow \text{NoR As AND}$$



\* NoR, NAND are universal



$$A \cdot A = A \xrightarrow{\text{extension}} A \cdot A \cdot A \cdot A \dots = A$$

$$A + A = A \xrightarrow{\text{extension}} A + A + A + A \dots = A$$

Ex: Draw using NAND only



~~4~~ → 5 is minimum

\* Boolean Algebra values:

Duality: you can get a dual for any expression by replacing:

OR → AND

AND → OR

0 → 1

1 → 0

① closure:

$$B = \{0, 1\}$$

$$x, y \in B$$

$$x + y \in B$$

$$x \cdot y \in B$$

② Identity:

$$0 + x = x, \quad 1 \cdot x = x$$

③ commutative:

$$\begin{array}{l} x + y = y + x \\ \text{dual} \rightarrow x \cdot y = y \cdot x \Rightarrow xy \end{array}$$

④ Distributive:

$$x \cdot (y + z) = x \cdot y + x \cdot z$$

$$x + (y \cdot z) = (x + y) \cdot (x + z)$$

⑤ Complement:

$$x + \bar{x} = 1$$

$$x \cdot \bar{x} = 0$$

⑥ Idempotency:

$$x + x + x \dots = x$$

$$x \cdot x \cdot x \dots = x$$

$$\left. \begin{array}{l} x + x + x \dots = x \\ x \cdot x \cdot x \dots = x \end{array} \right\} x + y + x + x + x \dots = x + y$$

don't care

⑦ Null element:

$$\dots + x \bar{z} + y + x + 1 = 1$$

$$\dots \cdot \bar{y} \cdot \bar{x} z \cdot x \cdot 0 = 0$$

don't care

⑧ Involution:  $\overline{\overline{X}} = X$ ,  $\overline{\overline{\overline{X}}} = \overline{X}$ ,  $\overline{\overline{\overline{\overline{X}}}} = X$

⑨ Associative:  $X + (Y + Z) = (X + Y) + Z = X + Y + Z$   
 $(X \cdot Y) \cdot Z = X \cdot (Y \cdot Z) = X \cdot Y \cdot Z$   
 The same gate

⑩ Demorgan:  $\overline{(X(\overline{Z} + \overline{W}))} = \overline{X} + Z \cdot W$   
 $\overline{(X \cdot Y)} = \overline{X} + \overline{Y}$

⑪ Absorption (common factor):

$$X + XY = X(1 + Y) = X \cdot 1 = X$$

$$X \cdot (X + Y) = X \cdot X + X \cdot Y = X + XY$$

⑫ consensus:  $XY + \overline{X}Z + YZ = XY + \overline{X}Z$

⑬ equivalency:  $\overline{X} \cdot X = 0$  → constant zero  
 2 literals and 1 gat

Ex: Simplify:  $A \cdot A + AC + AB + BC \rightarrow$  3 ORs  
 4 ands

$$A + AC + AB + BC$$

①  $A(1 + C + B) + BC$

②  $A \cdot 1 + B \cdot C$

③  $A + (B \cdot C) \rightarrow$  1 OR  
 1 and

$$x + \bar{x}y = x + y$$

$$\bar{x} + xy = \bar{x} + y$$

Subject

Date

No.

Ex: Simplify:  $\bar{A}BC + A\bar{B}\bar{C} + \bar{A}\bar{B}\bar{C} + A\bar{B}C + \underline{ABC}$

$$BC(\bar{A} + A) + \bar{B}\bar{C}(A + \bar{A}) + A\bar{B}C$$

$$BC + \bar{B}\bar{C} + A\bar{B}C$$

$$BC + \bar{B}(\bar{C} + AC)$$

$$BC + \bar{B}((\bar{C} + A) \cdot (\bar{C} + C))$$

$$BC + \bar{B}\bar{C} + \bar{B}A$$

Simplify:  $\underline{xy} + \underline{\bar{x}z} + yz$

$$xy + \bar{x}z + yz \cdot 1, \quad 1 = \bar{x} + x$$

$$xy + \bar{x}z + y \cdot z(\bar{x} + x)$$

$$xy + \bar{x}z + xy z + \bar{x}y z = xy(1 + z) + \bar{x}z(1 + y)$$

$$xy + \bar{x}z$$

\* **Minterm**: a row of truth table in which the function produces 1 and the boolean expression of minterm consists of all inputted sorted Anding together

$$f(x, y, z) \rightarrow \text{minterm} \Rightarrow x \cdot y \cdot z, \bar{x} \cdot y \cdot z, \bar{y} + x + z$$

not minterm

\* **Maxterm**: a row of truth table in which the function produces zero, the boolean expression consists of all inputs sorted grouped by OR

$$F(A, B, C) \Rightarrow \underbrace{\bar{A} + \bar{B} + C}_{\text{maxterm}}, \underbrace{A + B + C}_{\text{maxterm}}, \underbrace{A + \bar{C} + B}_{\text{not maxterm}}$$

	A	B	C	F = ?
row 0	0	0	0	0 → maxterm $M_0$ $F = A + B + C$
row 3	0	1	1	1 → minterm $m_3 = \bar{A} \cdot B \cdot C$
row 5	1	0	1	1 → minterm $m_5 = A \cdot \bar{B} \cdot C$
row 6	1	1	0	0 → maxterm $M_6 = \bar{A} + \bar{B} + C$
row 7	1	1	1	0 → maxterm $M_7 = \bar{A} + \bar{B} + \bar{C}$

$$F(X, Y, Z) = m_0 + m_6 \Rightarrow \text{at row zero and row 6} \Rightarrow f = 1$$

$$\text{row 1, 2, 3, 4, 5, 7} \Rightarrow f = 0$$

(OR) sum product

\* **SOP**: All minterms grouped by OR

$$\Rightarrow (---)_{m_k} + (---)_{m_j} + (---)_{m_i}$$

$i, j, k \rightarrow$  rows  
search when function output is 1

\* **POS**: all maxterms grouped by AND

AND (·)      OR (+)

$$\Rightarrow (--- + --- + ---) \cdot (--- + --- + ---) \cdot (--- + --- + ---)$$

↳ search when function output is zero

$$\text{Ex: } F(x, y, z) = \overset{1}{x} \cdot \overset{1}{y} \cdot \overset{1}{z} + \overset{1}{x} \cdot \overset{0}{\bar{y}} \cdot \overset{0}{z} \rightarrow \text{SOP}$$

$m_7 \qquad m_4$

$$\text{Ex: } f(x, y, z) = (x + \bar{y}) \cdot \bar{z} \rightarrow \text{non standard}$$

not POS, not SOP

- ① zero ②  $z=1$   
 ② zero ③  $x=0$  and  $y=1$   
 $\rightarrow$  \* POS (Maxterm)

x	y	z	f
0	0	0	1
* 0	0	1	0
* 0	1	0	0
* 0	1	1	0
1	0	0	1
* 1	0	1	0
1	1	0	1
* 1	1	1	0

\* List all max terms:  $M_1, M_2, M_3, M_5, M_7$

$$F = M_1 \cdot M_2 \cdot M_3 \cdot M_5 \cdot M_7$$

at row 1, 2, 3, 5, 7  $\Rightarrow F=0$

$$(x + y + \bar{z}) \cdot (x + \bar{y} + z) \cdot (x + \bar{y} + \bar{z}) \cdot \dots$$

$0 \quad 0 \quad 1 \quad 0 \quad 1 \quad 0 \quad 0 \quad 1 \quad 1$

\* List all minterms:  $m_0, m_4, m_6$

at row zero and row 4 and row 6  $\rightarrow F=1$

$$F = m_0 + m_4 + m_6$$

$$(\bar{x} \cdot \bar{y} \cdot \bar{z}) + (x \cdot \bar{y} \cdot \bar{z}) + (x \cdot y \cdot \bar{z})$$

$\underset{0}{\bar{x}} \cdot \underset{0}{\bar{y}} \cdot \underset{0}{\bar{z}}$ 
 $\underset{1}{x} \cdot \underset{0}{\bar{y}} \cdot \underset{0}{\bar{z}}$ 
 $\underset{1}{x} \cdot \underset{1}{y} \cdot \underset{0}{\bar{z}}$

Ex:  $F_1(x, y, z, w) = 1$ , How many maxterms or minterms totally?  $2^4 = 16$

Types of boolean expression:

1) SOP (complete Canonical):  $m_i + m_j + m_k$   $\rightarrow f(A, B, C)$   
 $(m_{\bar{A}} = \bar{A} \cdot B \cdot \bar{C})$

2) POS (complete Canonical):  $M_i \cdot M_j \cdot M_k$   $(M = \bar{x} + y + \bar{z} + w)$

3) SOP (not complete not Canonical)  $\div m + m + m \times$   
 $\rightarrow f(x, y, z, w)$   
 $F(A, B, C, D) = AB + \bar{C}D$

4) POS (not complete not Canonical)  $M \cdot M \cdot M \times$

$$f(A, B, C) = (\bar{A} + B)(\bar{B} + \bar{C})$$

5)  $f(x, y, z, w) = x \cdot y + z(\bar{x} + \bar{y}) \rightarrow$  not SOP  
 not POS  
 $= x \cdot y + z\bar{x} + z\bar{y} \rightarrow$  SOP (not complete)

$$Ex: f(x, y, z) = \bar{x}z + \bar{y}$$

(expansion)  $\xrightarrow{\text{add } y}$   $\xrightarrow{\text{add } xz}$

$$\text{equivalent} = \bar{x}z \cdot 1 + \bar{y} \cdot 1 \cdot 1$$

$$= \bar{x} \cdot z \cdot (y + \bar{y}) + \bar{y} (x + \bar{x}) (z + \bar{z})$$

$$= \bar{x}z y + \bar{x}z \bar{y} + \bar{y} x z + \bar{y} x \bar{z} + \bar{y} \bar{x} z + \bar{y} \bar{x} \bar{z}$$

مكرر

$$= \bar{x}y z + \bar{x} \bar{y} z + x \bar{y} z + x \bar{y} \bar{z} + \bar{x} \bar{y} \bar{z}$$

$$011 \quad 001 \quad 101 \quad 100 \quad 000$$

$$f(x, y, z) = m_3 + m_1 + m_5 + m_4 + m_0$$

rows (0, 1, 3, 4, 5)  $\Rightarrow f=1$

rows (2, 6, 7)  $\Rightarrow f=0$

$$= \sum (0, 1, 3, 4, 5)$$

$$f(x, y, z) = \bar{x}z + \bar{y}$$

① make it POS (uncomplete)

$$\underbrace{(\bar{x} + \bar{y})}_z \cdot \underbrace{(z + \bar{y})}_x$$

② Add missing variables

$$= (\bar{x} + \bar{y} + 0)(z + \bar{y} + 0)$$

$$= (\bar{x} + \bar{y} + z \cdot \bar{z})(z + \bar{y} + x \cdot \bar{x})$$

③ Distribute and sort

$$\text{POS (complete)} = (\bar{x} + \bar{y} + z)(\bar{x} + \bar{y} + \bar{z})(x + \bar{y} + z)(\bar{x} + \bar{y} + z)$$

$$110 \quad 111 \quad 010 \quad 110$$

$$= M_6 \cdot M_7 \cdot M_2 \Rightarrow \prod (2, 6, 7)$$

## \*Equivalency rules:

① expression:

$$F(A, B, C, D) = \bar{A} \cdot (\bar{C} + D) \quad \text{① (Active high)}$$

$$= \bar{A} \bar{C} + \bar{A} D \quad \text{②}$$

$$= A + (C \cdot \bar{D}) \quad \text{③ (Active low)}$$



② Circuit:

$$A \text{---} B \text{---} \cdot \text{---} F \Rightarrow A \text{---} \neg \text{---} B \text{---} \neg \text{---} + \text{---} F = A \cdot B \Rightarrow \overline{\bar{A} + \bar{B}}$$

① invert all inputs

② change OR by AND  
// AND // OR

③ invert output finally




$$\neg \neg = \neg \neg \neg = \neg$$

KMAP: mechanism to reach simplest form for any boolean expression

not standard  $\leftarrow$  SOP  
 POS  
 standard  $\leftarrow$  SOP  
 POS

- 1) Draw KMAP:
- tabular format for truth table
  - Matrix of same truth table size
  - Use gray for column # and row #

$F(A,B)$	A	B	F
	0	0	x
	0	1	x
	1	0	x
	1	1	x



$F(x,y,z)$	xy	00	01	11	10
0	0	2	6	4	
1	1	3	7	5	

xy	0	1
00	0	1
01	2	3
11	6	7
10	4	5

$F(A,B,C,D) \rightarrow 16 \text{ rows} \approx 16 \text{ cells}$

AB	00	01	11	10
00	0	4	12	8
01	1	5	13	9
11	3	7	15	11
10	2	6	14	10

2) Fill KMAP from the table

$$F(A, B, C) = A\bar{B}C + B\bar{C}$$

\* Sorting is important

A \ BC	00	01	11	10
0	$\begin{matrix} ABC \\ 000 \\ \text{row 0} \end{matrix}$ 0	$\begin{matrix} ABC \\ 001 \\ \text{row 1} \end{matrix}$ 0	row 3 0	row 2 1
1	row 4 0	row 5 1	row 7 0	row 6 1

$F = 1$  if:

option 1: if  $A \cdot \bar{B} \cdot C = 1$  } 1 cell  
 $A = 1 \ \& \ B = 0 \ \& \ C = 1$

option 2: if  $B \cdot \bar{C} = 1$  } 2 cells  
 $B = 1 \ \& \ C = 0$   
 $A = 0$   
 $A = 1$

$$m_5 + m_2 + m_6 = \Sigma(2, 5, 6)$$

$$M_0 \cdot M_1 \cdot M_3 \cdot M_4 \cdot M_7 = \Pi(0, 1, 3, 4, 7)$$

3) Form groups based on SOP or POS:

① group must have same value  $\left\{ \begin{array}{l} 1 \Rightarrow \text{SOP} \\ 0 \Rightarrow \text{POS} \end{array} \right.$

② group must be 1 cell, 2 cells, 4 cells, 8 cells or 16 cells

**ADJACENT:** Start by any cell and move to another cells that the binary ID is different by 1 digit, Stop when you reach starting cell

③ maximize group size to minimize # of groups  
 must cover all cells  $\rightarrow$  SOP 1 even if you  
 $\rightarrow$  POS 0 cover same cells more than once

0	1	1	1
0	1	1	1

$\rightarrow$  3 groups each 2 cells  
 $\rightarrow$  2 groups each 4 cells

4) Find boolean expression for each group:

SOP: each group is minterm  
 Mix groups by OR

POS: each group is maxterm  
 Mix groups by AND

	AB	00	01	11	10	
C	0	0	1	0	1	$F(A, B, C)$
	1	0	1	0	0	$A\bar{B}\bar{C}$ $A\bar{B}C$
						1 0 0    1 0 0

SOP: 2 groups  $\rightarrow$  one group 2 cells  
 $\rightarrow$  another group 1 cell

$A\bar{B}\bar{C} + A\bar{B}C \rightarrow \bar{A} \cdot B$

SOP:  $\bar{A}B + A\bar{B}C$   
 $\rightarrow$  non complete SOP

$m_2 + m_3 + m_4$   
 $= \bar{A}\bar{B}\bar{C} + \bar{A}B\bar{C} + A\bar{B}\bar{C}$   
 0 1 0    0 1 1    1 0 0  
 $\rightarrow$  Complete SOP

$f(x, y, z, w)$

xy \ zw	00	01	11	10
00	1			1
01				
11		1	1	
10	1			1

Annotations:   
 - Red circles around (00,00), (10,00), (10,10), and (11,11).   
 - Red arrow from (00,00) to (10,00) labeled "start".   
 - Red arrow from (10,00) to (10,10) labeled "1000".   
 - Red arrow from (10,10) to (11,11).   
 - Red arrow from (10,10) to (10,00) labeled "0010".   
 - Blue box around (11,11) and (10,10) labeled "yzw".   
 - Red box around (00,00) and (10,00) labeled "y.w".

$$\therefore f(x, y, z, w) = \bar{y}\bar{w} + yzw$$

$f(x, y, z, w) = \sum (1, 2, 3, 8, 9, 10, 11)$  simplify  $f$  to minimum format:

rows: 1, 2, 3, 8, 9, 10, 11  $\rightarrow f = \text{zero}$

rows: 0, 4, 5, 6, 7, 12, 13, 14  $\rightarrow f = 1$

xy \ zw	00	01	11	10
00				0
01	0			0
11	0			0
10	0			0

xy \ zw	00	01	11	10
00				0
01	0			0
11	0			0
10	0			0

3 groups:  
 (4 cells, 2 cells, 2 cells)  
 (4 cells, 1 cell, 2 cells)

3 groups each 4 cells (SOP)

$$F = (y + \bar{w}) \cdot (\bar{x} + y) \cdot (y + \bar{z})$$

$xy$	1	1	1	1
$zw$	1	1	1	1
	1	1	1	1
	1	1	1	1

complete (standard SOP)

$$= \sum(1, 4, 12, 8, 5, 6, 7, 2, 10)$$

Simplify:  $\bar{x}y + \bar{z}\bar{w} + \bar{y}\bar{w}$

don't care:

Binary values  $\rightarrow$  zero = off = false  
 $\rightarrow$  1 = on = true  
 $\rightarrow$  X if d don't care

	1			
	1			
for sure 1	d <sub>x</sub>			
	1			

For sure zero

this constant is not important you can use it as zero or 1

could be zero  
could be 1

		zero (C+D)			
$AB$	00	01	11	10	
$CD$	00	d <sub>0</sub>	0 <sub>4</sub>	0 <sub>12</sub>	0 <sub>8</sub>
	01	1	d <sub>5</sub>	1 <sub>13</sub>	1 <sub>9</sub>
	11	d <sub>3</sub>	d <sub>7</sub>	0 <sub>15</sub>	1 <sub>11</sub>
	10	2	6	14	10

$$F(A,B,C,D) = \sum(4,8,12,15) + \sum d(0,3,5,7)$$

$$F(A,B,C,D) = (C+D) \cdot (\bar{B} + \bar{C} + \bar{D})$$

zero ( $\bar{B} + \bar{C} + \bar{D}$ )

$\frac{C}{AB}$				

for 3 variables KMAP

1 cell  $\Rightarrow$  3 variables

2 cells  $\Rightarrow$  2 //

4 cells  $\Rightarrow$  1 variable

8 cells  $\Rightarrow$  constant (0,1)

don't care  
Binary values

- $\rightarrow$  zero = off = false
- $\rightarrow$  1 = ON = true
- $\rightarrow$  x or d don't care

this constant is not important you can use it as zero or 1

$\frac{zw}{xy}$	00	01	11	10
00		1		
01	d	d	1	d
11	d	d		1
10		1		

$\rightarrow \bar{z}w$  (pointing to row 01)

$\rightarrow \bar{x}y$  (pointing to column 01)

$\rightarrow \bar{y}w$  (pointing to row 11)

$$F(x,y,z,w) = \bar{z}w + \bar{y}w + \bar{x}y$$

$\frac{CD}{AB}$	00	01	11	10
00				0
01			0	0
11		0	0	
10	0	0		

4 groups (each 2 cells)

$$(A + \bar{C} + D) \cdot (\bar{B} + \bar{C} + \bar{D}) \cdot (\bar{A} + C + \bar{D}) \cdot (\bar{A} + B + C)$$

4 terms, 3 literals.

$\frac{AB}{CD}$	00	01	11	10
00				0
01			0	0
11		0	0	
10	0	0		

4 groups (each 2 cells)  
 $(A + \bar{C} + D) \cdot (A + \bar{B} + \bar{C}) \cdot$   
 $(\bar{A} + \bar{B} + \bar{D}) \cdot (\bar{A} + B + C)$

4 terms, 3 literals

**\* Combinational circuits:**

- built from gates
- No feed back



$F = 0$  discrete

- discrete
- No clock needed
- Current output


**\* Sequential circuits:**

- built from flip flops or latches
- feed back exist



- continuous
- needs clock (to pause circuit for very short time)
- times

continuous clock  $\rightarrow F = 1, 1, 1, 1, \dots$



Combinational circuits to be covered:


- 1) Adder
- 2) Decoder
- 3) Encoder
- 4) Magnitude comparator
- 5) Multiplexer

# circuit diagram

# of inputs

# of outputs

# internal connection



\* function

\* boolean expression for every output

\* How and what it is used for?

## Chapter 8: Design and analysis of

① You are given the circuit diagram

\* truth table

\* KMAP

\* boolean expression of each output

② you are given a statement describing what the circuit should be (more complex)

\* analyze the statement find  $\left\{ \begin{array}{l} \rightarrow \text{inputs} \\ \rightarrow \text{outputs} \\ \rightarrow \text{Relation} \end{array} \right.$

\* truth table

\* KMAP (for complex problems)

\* boolean expression

\* circuit diagram

\* for 4 inputs KMAP:

group of 1 cell  $\Rightarrow$  4 variables


// // 2 cells  $\Rightarrow$  3 //

// // 4 //  $\Rightarrow$  2 //

// // 8 //  $\Rightarrow$  1 variable

// // 16 //  $\Rightarrow$  constant (0, 1)

# Analyze the following Combinational circuit




## Steps

- \* truth table
- \* KMAP (if needed)
- \* boolean expression of every output

A	B	C	F1	F2
0	0	0	0	1
0	0	1	1	1
0	0	0	0	1
0	1	1	0	1
0	1	0	1	1
1	0	1	0	1
1	0	0	0	0
1	1	1	0	1
1	1	0	0	1

### Finding Expression of F1

① By Minterms  
 $m_1 + m_4 = \bar{A}\bar{B}C + A\bar{B}\bar{C}$



③ BY Rules  
Hard


### Finding Expression of F2

① one Maxterm ( $M_6 \Rightarrow \bar{A} + \bar{B} + C$ )

②  $F_2 = (\bar{C} + \bar{B}) \cdot (\bar{B} + \bar{A})$   
 $= (\bar{C} + \bar{B}) + (\bar{B} + \bar{A})$

by distribution

$= (\bar{A}\bar{B})(\bar{C} + \bar{B})$   
 $= (\bar{C} + \bar{B}) + (\bar{B} + \bar{A}) = \bar{A} + \bar{B} + \bar{C}$



Design a Combinational circuit to convert 3 binary bits into gray.

Solution

1] Determine # of inputs, # of outputs + circuit behavior by analyzing the given statement.

⇒ As we learned in Lecture 4, you can convert binary code into gray by applying the following equation

$$G[i] = \text{XOR}(B[i+1], B[i]) \quad \{ \text{for all bits except MSB} \}$$


∴ # of inputs = 3 & # of outputs = 3 ⇒ 

Note In general, # of outputs required don't depend on # of inputs

2] truth table

B <sub>2</sub>	B <sub>1</sub>	B <sub>0</sub>	G <sub>2</sub>	G <sub>1</sub>	G <sub>0</sub>
0	0	0	0	0	0
0	0	1	0	0	1
0	1	0	0	1	1
0	1	1	0	1	0
1	0	0	1	1	0
1	0	1	1	1	1
1	1	0	1	0	1
1	1	1	1	0	0

4] Circuit diagram



3] Find boolean expression for every output [every output has a boolean expression]

$G_2 = B_2$

B <sub>2</sub> B <sub>1</sub>	00	01	11	10
B <sub>0</sub>	0	1	0	1
1	0	1	0	1

$G_1 = \bar{B}_2 B_1 + B_2 \bar{B}_1$

B <sub>2</sub> B <sub>1</sub>	00	01	11	10
B <sub>0</sub>	0	1	1	0
1	1	0	0	1

$G_0 = \bar{B}_1 B_0 + B_1 \bar{B}_0$



# 1] Half Adder

Design a circuit to add two binary bits


A	B	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

$Sum = A \oplus B$

$Carry = A \cdot B$





use Half adder to add 10 plus 0



# 2] Full Adder

Adds three values each 1 bit

A	B	C	S	Count
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1




AB	00	01	11	10
C	0	0	1	0
	0	1	0	1
	1	0	1	0

$S = \bar{A}\bar{B}C$

$$S = \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC = A \oplus B \oplus C$$


AB	00	01	11	10
C	0	0	1	0
	0	1	1	1
	1	0	1	1

$BC + AB + AC$




$$Cout = BC + AB + AC$$

full adder



$$F = 1$$



$$F = M_0 = (x+y)$$

x	y	f
0	0	0
0	1	1
1	0	1
1	1	1

$$F = m_1 + m_2 + m_3$$

$$= (\bar{x}y) + (x\bar{y}) + (xy)$$

Ex: Use Full adder(s) to implement  $x+y$  where  $x, y$  are 4 bits,  $x = 1011$  and  $y = 0111$


$x_3 \ x_2 \ x_1 \ x_0$

option 1: 1 H.A, 3 F.A


$y_3 \ y_2 \ y_1 \ y_0$

option 2: 4 F.A

F.A F.A F.A H.A  
 F.A



$x = 1011$   
 $y = 0111$





Ex: Use full adders to implement  $x - y$  where  $x, y$  are 3 bits

$$x_2 x_1 x_0 - y_2 y_1 y_0$$

$$x_2 x_1 x_0 - 2^5 (y_2 y_1 y_0)$$

$$x_2 x_1 x_0 + [y_2 + y_1 + y_0 + 1]$$

$$\begin{array}{r} x_2 \ x_1 \ x_0 \\ \underline{y_2 \ y_1 \ y_0} \\ \phantom{0} \end{array}$$



Full adder as subtractor


F.A Addition

$$\begin{array}{r} x \ x \ x \\ y \ y \ y \ + \\ \hline \phantom{0} \end{array}$$


F.A subtraction

$$\begin{array}{r} x \ x \ x \\ \underline{\bar{y} \ \bar{y} \ \bar{y} \ +} \\ \phantom{0} \end{array}$$

# Design 4 bit Adder/subtraction



$y_0 \oplus 1 = \bar{y}_0$        $y_0 \oplus 0 = y_0$   
 $\rightarrow y = \bar{y}_0$  then subtraction       $\rightarrow y = y_0$  then addition





$x + y + z \Rightarrow x + 1$

→ incrementer

$x + 1 + 0 = x + 1 \Rightarrow x++$

## 1-Bit Magnitude comparator





\*  $A+B \rightarrow$  No need for  $\oplus$

\*  $A-B \rightarrow$  Connect B's to  $\oplus$  selector


\*  $B-A \rightarrow$  Connect

\*  $B-A \rightarrow$  Connect A's to  $\oplus$

\*  $-A-B \rightarrow$  8 full Adder


$$-A-B = 2^0(A) + 2^0(B)$$

$$\boxed{(\bar{A}+1) + (\bar{B}+1)} \Rightarrow F.A$$




\*  $A+B \rightarrow$  No need for  $\oplus$

\*  $A-B \rightarrow$  connect  $B's$  to  $\oplus$  selector



\*  $B-A \rightarrow$  connect  $A's$  to  $\oplus$




\*  $-A-B \rightarrow$  8 full Adder


$$-A-B = 2^3(A) + 2^3(B)$$

$$\boxed{(\bar{A}+1) + (\bar{B}+1)} \Rightarrow F.A$$

## 2 bit Magnitude Comparator



\* Magnitude comparator:




by expression meaning (without KMAP, without truth table)

$A > B \Rightarrow A = 1 \text{ \& } B = 0 \Rightarrow (A \cdot \bar{B})$


A		B		⊕		Not equal
						$\neq, \neq$
A	B	F				
0	0	0	No			$m_1 + m_2$
0	1	1	yes			
1	0	1	yes			$A\bar{B} + \bar{A}B$
1	1	0	No			

A		B		⊙		equal
						$(=)$
A	B	F				
0	0	1	yes			$m_0 + m_3$
0	1	0	No			
1	0	0	No			$\bar{A}\bar{B} + AB$
1	1	1	yes			

### 4 bit Magnitude Comparator





### decoders



- 1x2 dec
- 2x4 dec
- 3x8 dec


Activate one output line only chosen based on input





3x8 active high decoder


3x8 active high  
 ↳ select and activate wire 4 from output



111 → w<sub>7</sub> will be active


3x8 active Low

w<sub>0</sub> = 1 if A=0 & B=0 & C=0 ( $\bar{A} \cdot \bar{B} \cdot \bar{C}$ )



$$w_3(x,y,z) = (\bar{x} \cdot y \cdot z) \leftarrow m_3$$

$$011 = x + \bar{y} + \bar{z} \leftarrow M_3$$



$$w_7(x,y,z) = \bar{x} + \bar{y} + \bar{z}$$

111


**\* Decoders:**

type 1: A.H (Active high)

type 2: A.L (Active Low)


type 3: A.H with enables

type 4: A.L with enables




~~3x8 active high~~ **\* Dec on if A=0 & B=0 & C=0**

$$(E_1 = 1 \& E_2 = 0) \cdot (A = 0 \& B = 0 \& C = 0)$$



4x16 active low  
with enables



S C

①  $w_0 + w_1 + w_2 = 0 \ 0 \rightarrow$  not possible

$w_0 + w_1 + w_2 = 0 \ 1$

$1 \ 0 \ 0$

$0 \ 1 \ 0$


$0 \ 0 \ 1$

$E_i = 0$

(Dec on)  $\neq (\bar{A}\bar{B} + A\bar{B} + \bar{A}B)$



$S = (\bar{E}_i) \cdot (\bar{A}\bar{B} + A\bar{B} + \bar{A}B)$

Design 4x16 Dec by using 3x8 smaller dec(s)




Design 4x16 Dec by using 1x2


A B C D		D	
0 0 0 0	Dec 1	A	E <sub>1</sub>
0 0 0 1		B	E <sub>2</sub>
0 0 1 0	Dec 2	C	E <sub>3</sub>
0 0 1 1		D	
0 1 0 0	Dec 3	A	E <sub>1</sub>
0 1 0 1		B	E <sub>2</sub>
0 1 1 0	Dec 4	C	E <sub>3</sub>
0 1 1 1		D	
1 0 0 0	Dec 5	A	E <sub>1</sub>
1 0 0 1		B	E <sub>2</sub>
1 0 1 0	Dec 6	C	E <sub>3</sub>
1 0 1 1		D	
1 1 0 0	Dec 7	A	E <sub>1</sub>
1 1 0 1		B	E <sub>2</sub>
1 1 1 0	Dec 8	C	E <sub>3</sub>
1 1 1 1		D	



Design 1 bit magnitude comparator using decs)




Design full adder using A.L decoder Implement POS



Design FA using AH decoder implement SOP

X	Y	Z	S	C
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1



$$S = \Sigma(1, 2, 4, 7)$$


$$C = \Sigma(3, 5, 6, 7)$$

Design FA using AL decoder implement SOP


by using the same

truth table:  $S = \Sigma(1, 2, 4, 7)$



$$C = \Sigma(3, 5, 6, 7)$$



Use 2x4 Dec (s) to implement full Adder (A.L) with POS



$F(A, B, C)$



# Implementing a boolean expression using decode

## 1- choose suitable size decoder

# of decoder inputs = # of function variables

## 2- You can use active high or active low decoder to implement the function as SOP or POS.

a- For **SOP** implementation


If you are using Active High decoder → Connect minterms to **OR** gate

If you are using Active Low decoder → Connect minterms to **NAND** gate

b- For **POS** implementation

If you are using Active High decoder → Connect maxterms to **NOR** gate

If you are using Active Low decoder → Connect maxterms to **AND** gate








LSB				MSB				X	Y	Z
D0	D1	D2	D3	D4	D5	D6	D7			
1	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	0	0	1	0	0	0	0	0	1	1
0	0	0	0	1	0	0	0	1	0	0
0	0	0	0	0	1	0	0	1	0	1
0	0	0	0	0	0	1	0	1	1	0
0	0	0	0	0	0	0	1	1	1	1

$$z = D1 + D3 + D5 + D7$$

$$y = D2 + D3 + D6 + D7$$



$$x = D4 + D5 + D6 + D7$$

Inputs				Outputs		
D0	D1	D2	D3	X	Y	V
0	0	0	0	X	X	0
1	0	0	0	0	0	1
X	1	0	0	0	1	1
X	X	1	0	1	0	1
X	X	X	1	1	1	1



$$y = D3 + D2' D1$$

★ Multiplexers: select one input and pass its value to output



0 0  $\rightarrow$  select  $I_0 \Rightarrow F = I_0$

0 1  $\rightarrow$  select  $I_1 \Rightarrow F = I_1$

1 0  $\rightarrow$  select  $I_2 \Rightarrow F = I_2$


1 1  $\rightarrow$  select  $I_3 \Rightarrow F = I_3$

★ If  $s_1 s_0 = 00$  then  $F = I_0$

$F = I_0$ when $s_1 s_0 = 00$	$s_1 s_0 = 01$	$s_1 s_0 = 10$
$\Rightarrow F = \bar{s}_1 \bar{s}_0 I_0$	$\bar{s}_1 s_0 I_1$	$s_1 \bar{s}_0 I_2$


$\bar{s}_1 s_0 I_3$

$$F = I_0 \bar{s}_1 \bar{s}_0 + I_1 \bar{s}_1 s_0 + I_2 s_1 \bar{s}_0 + I_3 s_1 s_0$$




$$F = I_0 \bar{S}_2 \bar{S}_1 \bar{S}_0 + I_1 \bar{S}_2 \bar{S}_1 S_0 + I_2 \bar{S}_2 S_1 \bar{S}_0 + I_3 \bar{S}_2 S_1 S_0 + I_4 S_2 \bar{S}_1 \bar{S}_0 + I_5 S_2 \bar{S}_1 S_0 + I_6 S_2 S_1 \bar{S}_0 + I_7 S_2 S_1 S_0$$

Use the suitable Mux to implement  $F(x, y, z) = \prod (1, 5, 7) + \sum d(0)$




x	y	z	F
0	0	0	d
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0




$$F = I_0 \bar{S}_2 \bar{S}_1 \bar{S}_0 + I_1 \bar{S}_2 \bar{S}_1 S_0 + I_2 \bar{S}_2 S_1 \bar{S}_0 + I_3 \bar{S}_2 S_1 S_0 + I_4 S_2 \bar{S}_1 \bar{S}_0 + I_5 S_2 \bar{S}_1 S_0 + I_6 S_2 S_1 \bar{S}_0 + I_7 S_2 S_1 S_0$$

Use the suitable Mux to implement  $F(x, y, z) = \sum (1, 5, 7) + \sum d(0)$




X	Y	Z	F
0	0	0	d
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0


Determine what will be the output?




$I_3$  active  
 $I_0 \sim I_2$  and  $I_4 \sim I_7$  not active  
 $ABC = 011$



$I_5 = 0$  (Active)  
 $I_0 \sim I_4$  and  $I_6 \sim I_7$  not active  
 $XYZ = 101$




$$F(A, B, C) = \sum (1, 5, 7) + \sum d(0)$$





A	B	C	F
0	0	0	d
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0

A	B	C	F	Group	MUX Inputs
0	0	0	d	Group 1 = 0, A, B	$I_0$
0	0	1	0	( $I_0$ )	
0	1	0	1	Group 2 = 1, B	$\bar{C}$
0	1	1	1	( $I_1$ )	$\bar{C}$
1	0	0	1	Group 3 = $\bar{C}$ , $A \oplus C$	$S_1$
1	0	1	0	( $I_2$ )	A
1	1	0	1	Group 4 = $\bar{C}$ , $A \oplus C$ , $B \oplus C$	$S_0$
1	1	1	0	( $I_3$ )	B



A	B	C	F
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0


Group 1 = B, A⊕B  
Group 2 = A⊕C, C




A	B	C	F
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

Carry


$F(A, B, C) = AB + \bar{B}C$





Dec is off, D<sub>4</sub> = 1

don't care — Find  $f(A, B, C)$ ?




A	B	C	F
0	0	0	1
0	0	1	0
0	1	0	d
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	d
1	1	1	0

AB	00	01	10	11
C	1	d	d	1
1	0	1	0	0

$$F(A, B, C) = \bar{C} + \bar{A}B$$

## Sequential circuits:



✳ To find value of external output:

1) Find value of all external inputs

2) // // // // feed back(s)

$F(\text{external inputs, feed backs}) = \text{sequential states}$

✳ Sequential gates that can store values:


1) Latch

2) clocked latch


SR   D   JK

3) flip flop

T



$Q(t)$ : the value of Q now  
 $Q(t+1)$ : // // // Q next



Clocked SR-latch



E	S	R	Q	$\bar{Q}$
0	0	0	Q	$\bar{Q}$
0	0	1	Q	$\bar{Q}$
0	1	0	Q	$\bar{Q}$
0	1	1	Q	$\bar{Q}$
1	0	0	Q	$\bar{Q}$
1	0	1	0	1
1	1	0	1	0
1	1	1	Error	Avoid

$E=0$   
 No change  
 No change  
 No change

⊕ If  $E=0$  → No change  
 else ( $E=1$ )  
 clock SR-latch acts as normal SR-latch


### Active Low SR Latch

S	R	$Q(t+1)$	$\overline{Q}(t+1)$
0	0	1	1 → error
0	1	1	0 → set
1	0	0	1 → reset
1	1	$Q(t)$	$\overline{Q}(t)$ → no change



### D-Latch (transparent)

C	D	$Q(t+1)$	$\overline{Q}(t+1)$
1	0	0	1
1	1	1	0
0	X	no change	




Set : High / 1 / On


Reset : Low / 0 / off

### Latch / Asynchronous

Positive level :




negative level :




latches: pulse triggered  
flip flops: edge triggered

Asynchronous (latches): SR, D  
Synchronous (flip flops): D, JK, T



Active low SR latch:



S	R	Q	Q̄
00	11	error	
01	10	set	
10	01	reset	
11	Q	Q̄	No change




D latch:



C	D	Q	Q̄
00	01		
01	10		
1x		no change	

$Q = D$

JK flip flop



J	K	Q	Q̄
---	---	---	----

0	0	Q	Q̄	→ no change
---	---	---	----	-------------

0	1	0	1	→ reset
---	---	---	---	---------

1	0	1	0	→ set
---	---	---	---	-------

1	1	Q̄	Q	→ toggle / flip
---	---	----	---	-----------------

J	K	Q	Q(+1)
---	---	---	-------

0	0	0	0
---	---	---	---

0	0	1	1
---	---	---	---

0	1	0	0
---	---	---	---

0	1	1	0
---	---	---	---

1	0	0	1
---	---	---	---

1	0	1	1
---	---	---	---

1	1	0	1
---	---	---	---

1	1	1	0
---	---	---	---

J \ K	00	01	11	10
0	0	0	1	1
1	1	0	0	1

$$Q(+1) = J\bar{Q} + \bar{K}Q$$


T flip flop:

T	Q
0	Q → no change
1	Q̄ → toggle

T	Q	Q(+1)
0	0	0
0	1	1
1	0	1
1	1	0

$$Q(+1) = T \oplus Q(+)$$

Ex: Design T from JK flip flop:



Direct input:

- 1) Direct set (Preset): makes the output one
- 2) Direct reset (clear): makes the output zero

Sequential circuits Analysis:


$$\text{max \# of rows} = 2^{n+m}$$

$n = \# \text{ of inputs}$

$m = \# \text{ of flip flops}$

$$\# \text{ of states} = 2^m$$

# Sequential circuits & storage elements



- circuits Require clock
- output is Function of current input & previous output.
- Contains memory elements to save output for short period.

divided into

latches

- level sensitive clock
- if clock exists, the latch changes its output when clock (clk) = 1
- when clock = 0 output is not changed.

level sensitive



Flip-Flops

- edge sensitive
- output changes either on falling (negative) edge or on raising (positive) edge
- Between 0 or 1 output is not changed.

edge sensitive

- Sequential gates (SR, D, JK, T)

1- SR



Active high (SR)

S	R	Q	Q̄
0	0	previous value	previous value
0	1	0	1
1	0	1	0
1	1	0	0

new output may appear here

if input change output will change Latch (no clock) Q

save previous 0 or 1


clocked latch SR changes may occur when clock = 1. If clock = 0 save previous Q. if input change & clock = 1 output may change

new output may appear here old Q previous Q

old Q previous Q








raising (positive edge) SR Flip-Flop

D circuit






D	Q(t)
0	0
1	1

output  $Q(t) = D$   
always  $Q(t) = D$






Active low SR		Q	Q-bar
S	R	Q	Q-bar
0	0	1	1 (invalid)
0	1	1	0
1	0	0	1
1	1	old Q	old Q-bar





\* each Flip Flop or latch may have 2 extra inputs clear and set (preset)

able clear input  $\Rightarrow Q$  for Flip Flop = 0, IF set is enabled  $\Rightarrow Q$  of Flip Flop = 1



Cannot Activate both  $\Rightarrow$  unknown Q

## Excitation Table:

$Q(t)$	$Q(t+1)$	T
0	0	0 → Save
0	1	1 → Complement
1	0	1 → complement
1	1	0 → Save

$T = Q(t) \oplus Q(t+1)$

$Q(t)$	$Q(t+1)$	$\bar{J}$	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

00 → Save  
 01 → reset  
 11 → complement  
 10 → set  
 11 → complement  
 01 → reset  
 00 → Save  
 10 → set

$Q(t)$	$Q(t+1)$	D
0	0	0
0	1	1
1	0	0
1	1	1

# Excitation tables of flip flops

## 1] SR

$Q_E$	$Q_{E+1}$	S	R
0	0	0	x (Save or Reset)
0	1	1	0 (Set)
1	0	0	1 (Reset)
1	1	x	0 (Save or Reset)

## 2] D

$Q_E$	$Q_{E+1}$	D
0	0	0
0	1	1
1	0	0
1	1	1

characteristic tables will be used in analysis, where excitation tables will be used in design problems.


## 3] JK

$Q_E$	$Q_{E+1}$	J	K
0	0	0	x (Save, Reset)
0	1	1	x (Complement, Set)
1	0	x	1 (Complement, Reset)
1	1	x	0 (Save, Set)

## 4] T

$Q_E$	$Q_{E+1}$	T
0	0	0
0	1	1
1	0	1
1	1	0

## Sequential Circuit



### Flip Flop / Latch

- ① No clock latch
- ② clocked latch
- ③ Flip flop

### Finite state Machine (FSM) Types:

#### 1) Mealy FSM

$$Q(t+1) \Leftarrow Q(t), \text{input } (x, y, z)$$

$$\text{output} \Leftarrow Q(t), \text{input}$$

output depends on current states and external inputs

#### 2) Moore FSM:

$$Q(t+1) \Leftarrow Q(t), \text{input } (x, y, z)$$

$$\text{output} \Leftarrow Q(t)$$

output depends on current states only

# Analyze the following sequential circuit

Q3

1. state equations

$$J_1 = X \cdot Q_2, \quad K_1 = \bar{X}$$


$$J_2 = X, \quad K_2 = \bar{X} + \bar{Q}_1$$

$$Z = Q_1 \cdot Q_2 \cdot X$$

2. state table

	present state		external inputs X	Next state		external outputs Z
	Q <sub>2</sub>	Q <sub>1</sub>		Q <sub>2</sub>	Q <sub>1</sub>	
State A	0	0	0	0	0	0
	0	0	1	1	0	0
	0	1	0	0	0	0
	0	1	1	1	1	0
State B	1	0	0	0	0	0
	1	0	1	0	0	0
State C	1	1	0	0	1	0
	1	1	1	1	1	1

J	K	Q
0	0	save
0	1	reset
1	0	set
1	1	Comp



State table size =  
 (# of Flip Flops + external inputs)  
 $2 = 2 + 1 = 3$   
 $2^3 = 8$  rows


Never associate the external output with the Next state

3. State diagram

# of States = 2<sup>(# of Flip Flops)</sup> = 2<sup>2</sup> = 4

# of outgoing arrows = 2<sup>(# of external inputs)</sup> = 2<sup>1</sup> = 2

Mealy FSM





# Analyze the following Sequential circuit

\*Note: the circuit is not disconnected.

For this circuit:

- The number of external inputs = 1 (X)
- The " " " outputs = 1 (Z)
- Number of states = 1, For every F.F there is a state
- Number of circles =  $2^{\# \text{ of F.F}} = 2^2 = 4$
- Number of outgoing arrows for each circles =  $2^{\# \text{ of external inputs}} = 2^1 = 2$



## Analysis steps

1- State equations (every input of every F.F has a state equation)

$$\Rightarrow J_1 = X \bar{Q}_2, \quad K_1 = \bar{X}, \quad J_2 = X, \quad K_2 = \bar{X} + \bar{Q}_1, \quad Z = X \cdot \bar{Q}_2 \cdot Q_1$$

2- State table

present state		external inputs X	Next state		external output Z
Q <sub>2</sub>	Q <sub>1</sub>		Q <sub>2</sub>	Q <sub>1</sub>	
0	0	0	0	0	0
0	0	1	1	1	0
0	1	0	0	0	0
0	1	1	1	1	1
1	0	0	0	0	0
1	0	1	0	0	0
1	1	0	0	0	0
1	1	1	1	1	0

Assume


$$Q_2 Q_1 = 00 \Rightarrow \text{state A}$$

$$Q_2 Q_1 = 01 \Rightarrow \text{state B}$$


$$Q_2 Q_1 = 10 \Rightarrow \text{state C}$$

$$Q_2 Q_1 = 11 \Rightarrow \text{state D}$$

3- State diagram




Sequence detector 0101



\* Max # of circles = 2


\* Max # of outgoing arrow of each circle = 2 # of external inputs

Sequence detector 1110



# design a sequence detector to detect 0101 using JK Flip-Flop

## 1. State diagram



## 2. State table


present states		external input X	Next state		external output Z
Q <sub>1</sub>	Q <sub>0</sub>		Q <sub>1</sub>	Q <sub>0</sub>	
A	0	0	0	0	0
	0	0	1	0	0
B	0	1	0	1	0
	0	1	1	0	0
C	1	0	1	1	0
	1	0	0	0	0
D	1	1	0	1	0
	1	1	0	0	1

\* since we have 4 states  $\Rightarrow$  we need 2 Flip-Flops  $\Rightarrow$  there are 2 states  
 \* there exist 1 external input  
 \* " " " " output


Assume  
 State A = 00  
 State B = 01  
 State C = 10  
 State D = 11

## 3. state equations


J <sub>1</sub>	K <sub>1</sub>	J <sub>0</sub>	K <sub>0</sub>
0	X	1	X
0	X	0	X
0	X	X	0
1	X	X	1
X	0	1	X
X	1	0	X
X	1	X	0
X	1	X	1




$J_1 = Q_0 X$



$K_1 = X + Q_0$



$J_0 = \bar{X}$




$K_0 = X$

## excitation table


Q <sub>t</sub>	Q <sub>t+1</sub>	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

## 3. draw



design a sequence detector to detect 1110 using D Flip Flop.

1- state diagram



2- state table


p. state		external input X	N. state		external output Z
Q <sub>1</sub>	Q <sub>0</sub>		Q <sub>1</sub>	Q <sub>0</sub>	
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	0	0
0	1	1	1	0	0
1	0	0	0	0	0
1	0	1	1	1	0
1	1	0	0	0	0
1	1	1	1	1	0

	D <sub>1</sub>	D <sub>0</sub>
0	0	0
0	0	1
0	0	0
0	1	0
0	0	0
0	1	0
0	0	1
0	0	1

Q <sub>1</sub> Q <sub>0</sub> \ X	00	01	11	10
0	0	0	0	0
1	0	1	1	1

$D_1 = Q_1 X + \bar{X} Q_0$

3- state diagram



Q <sub>1</sub> Q <sub>0</sub> \ X	00	01	11	10
0	0	0	0	0
1	1	0	1	1

$D_0 = Q_1 X + \bar{Q}_0$

# Counters

\* Counters are classified into types

1. based on Counting sequence

- Up Counters (0,1,2,3,0,1,2,3...) (2,4,6,2,4,6...)

- down Counters (3,2,1,0,3,2,1,0...) (8,6,4,2,0,8,6,4,2,0...)

- Up/down Counters

↳ these counters may count either up or down based on selection line (c)  $\Rightarrow C=0$  Count up,  $C=1 \Rightarrow$  Count down

2. base on counting regularities

- Regular: start by (0), end on ( $\frac{\# \text{ of FF}}{2} - 1$ ), increment by 1

Regular, up  
start by ( $\frac{\# \text{ of FF}}{2} - 1$ ), end on (0), decrement by 1

Regular, down

- Irregular: start any where, Jump to any where

Ex 0,1,2,3,0,1,2,3  $\Rightarrow$  start @ zero, end @  $\frac{\# \text{ of FF}}{2} - 1 = \frac{2}{2} - 1 = 1$   
always incremented by 1  
 $\Rightarrow$  Regular up.

0,1,2,...,7,0,1,2,...,7,0  $\Rightarrow$  also Regular up.

3,2,1,0,3,2,1,0  $\Rightarrow$  Regular down  $\left\{ \begin{array}{l} \rightarrow \text{start @ } \frac{\# \text{ of FF}}{2} - 1 = \frac{3}{2} - 1 = 1 \\ \rightarrow \text{stop @ zero} \\ \rightarrow \text{decrement by 1} \end{array} \right.$

These are Irregular down Counters.

7,5,3,1,7,5,3,1  $\Rightarrow$  Irregular, why?

15,10,5,0  $\Rightarrow$  also Irregular, why?

0,1,2,6,10,15  $\Rightarrow$  Irregular up, why?

Note \* Irregular Counters are harder to design

\* There are ways to design Regular up, or


Regular down using simplified model. \* : \*

Q. design a regular up Counter that Counts from 0 to 7 (the question maybe, use 3 F.F to design a regular up Counter). USE JK Flip Flops.

S. Important step you must find the number of required F.F First How? Convert the max Count into binary  $\Rightarrow$  Find the number of bits  $\Rightarrow$  # of bits = # of F.F's, why??!

For the above Counter, max Count = 7,  $7_d = (111)_b = 3 \text{ F.F's}$ .

1- state diagram



\* No external input if it's up/down, IF it's up/down external input is needed.  
\* No external output always.

2- State table

Present state			N. state			$J_2$	$K_2$	$J_1$	$K_1$	$J_0$	$K_0$
$Q_2$	$Q_1$	$Q_0$	$Q_2$	$Q_1$	$Q_0$						
0	0	0	0	0	1	0	X	0	X	1	X
0	0	1	0	1	0	0	X	1	X	X	1
0	1	0	0	1	1	0	X	X	0	X	X
0	1	1	1	0	0	1	X	X	1	X	1
1	0	0	1	0	1	X	0	0	X	1	X
1	0	1	1	1	0	X	0	1	X	X	1
1	1	0	1	1	1	X	0	X	0	1	X
1	1	1	0	0	0	X	1	X	1	X	1

$Q_E$	$Q_{H1}$	J	K
0	0		
0	1		
1	0		
1	1		

3- State equations

$J_0 = K_0 = 1$

$Q_2$	$Q_1$	$Q_0$	$J_1$	$K_1$
0	0	0	X	X
0	0	1	X	X
0	1	0	X	X
0	1	1	X	X

$J_1 = Q_0$

why it should be one always?


$Q_2$	$Q_1$	$Q_0$	$J_2$	$K_2$
0	0	0	X	X
0	0	1	X	X
0	1	0	X	X
0	1	1	X	X

$K_1 = Q_0$

$J_2 = Q_1 Q_0$

$K_2 = Q_1 Q_0$

no external input/output  
Columns  $\Rightarrow$  Nothing on arrows



Notes

- \* This is synchronous Counter since all F.F's operate on the same clock signal
- \* The counting sequence (numbers) is taken on  $Q_2 Q_1 Q_0$

design the same previous Counter using T. Flip Flop

\* The same steps


1- State diagram (the same)

2- State table (the same)

$T_2$	$T_1$	$T_0$
0	0	1
0	1	1
0	0	1
1	1	1
0	0	1
0	1	1
0	0	1
1	1	1

\*  $T_0 = 1$ , as mentioned before, the Least significant F.F must have one as input

\*  $T_1 = Q_0$





\* Simplified design for Regular up counters

1- Connect LS (Least significant) F.F inputs to Zero.

2- Connect the input of the remaining F.F to the ANDed previous output.

Ex



Counter that Counts (0, 1, 2, ..., 15, 0, 1, 2, ..., 15.)

Design a Counter to count according to the following sequence

7, 6, 5, 4, 3, 2, 1, 0, 7, 6, ...

1- State diagram


Number of states = 8  $\Rightarrow$  # of Flip Flops = 3

From the counting sequence  $\Rightarrow$  this is Regular, down counter.

step width = 1

all range values are covered

State diagram



No external output/input

2- State table

present state			Next State		
Q <sub>2</sub>	Q <sub>1</sub>	Q <sub>0</sub>	Q <sub>2</sub>	Q <sub>1</sub>	Q <sub>0</sub>
0	0	0	0	0	0
0	0	1	0	0	1
0	1	0	0	0	1
0	1	1	0	1	1
1	0	0	0	1	1
1	0	1	1	0	0
1	1	0	1	0	1
1	1	1	1	1	0

every Flip Flop has a state

Be careful to MSB States

3- state equations

- Every input for every Flip-flop has an equation
- the state equations depends on the Flip Flop types
- Lets design using a- JK      b- T

using JK

present	Next	J <sub>2</sub>	K <sub>2</sub>	J <sub>1</sub>	K <sub>1</sub>	J <sub>0</sub>	K <sub>0</sub>
0 0 0	1 1 1	1	x	1	x	1	x
0 0 1	0 0 0	0	x	0	x	x	1
0 1 0	0 0 1	0	x	x	1	x	x
0 1 1	0 1 0	0	x	x	0	x	1
1 0 0	0 1 1	x	1	1	x	1	x
1 0 1	1 0 0	x	0	0	x	x	1
1 1 0	1 0 1	x	0	x	1	1	x
1 1 1	1 1 0	x	0	x	0	x	1


$J_2 = \overline{Q_1} \cdot \overline{Q_0}$   
 $K_2 = \overline{Q_1} \cdot \overline{Q_0}$   
 $J_1 = \overline{Q_0}$   
 $K_1 = \overline{Q_0}$   
 $J_0 = 1$   
 $K_0 = 1$

Using T


present	Next	T <sub>2</sub>	T <sub>1</sub>	T <sub>0</sub>
0 0 0	1 1 1	1	1	1
0 0 1	0 0 0	0	0	1
0 1 0	0 0 1	0	0	1
0 1 1	0 1 0	0	1	1
1 0 0	0 1 1	0	1	1
1 0 1	1 0 0	1	0	0
1 1 0	1 0 1	1	0	1
1 1 1	1 1 0	1	0	0

$T_2 = \overline{Q_1} \cdot \overline{Q_0}$   
 $T_1 = \overline{Q_0}$   
 $T_0 = 1$

4- Draw





simplified design



You can use the following technique if the counter is Regular down & build from either JK or T Flip Flops

- 1- Connect the inputs of the LSB Flip Flop to 1
- 2- " " " " " other " " to the ANDing of previous Flip Flops ( $\bar{Q}$ ) signal

Ex design a Counter to Count 15, 14, 13, ..., 0, 15, 14, ..., 0  
 max number = 1111  $\Rightarrow$  we need 4 Flip Flops



use T Flip Flops to design a counter to count 2, 4, 6, 2, 4, 6, ...

1. State diagram  $2 \rightarrow 4 \rightarrow 6 \rightarrow 2$   $\Rightarrow$  number of Flip Flops = 3  
 Since the max count = 6 = 110

2- state table

$Q_2$	$Q_1$	$Q_0$	$Q_2$	$Q_1$	$Q_0$
0	0	0	x	x	x
0	0	1	x	x	x
0	1	0	1	0	0
0	1	1	x	x	x
-	0	0	1	1	0
-	0	1	x	x	x
-	1	0	0	1	0
-	1	1	x	x	x

3- state equations

$T_2$	$T_1$	$T_0$
x	x	x
x	x	x
1	1	0
x	x	x
0	1	0
x	x	x
1	0	0
x	x	x


$Q_2$	$Q_1$	$Q_0$	$T_2$
x	1	1	0
x	x	x	x

$T_2 = Q_1$

$Q_2$	$Q_1$	$Q_0$	$T_1$
x	1	0	1
x	x	x	x

$T_1 = Q_2 + \bar{Q}_1$


$T_0 = 0$



# Remind

Any Flip-Flop has clear and set inputs  
 clear will make  $Q=0$ , if clear is Active  
 set will make  $Q=1$ , if set is Active

Ex



if  $J=K=Q=1$ , set=0  
 $\Rightarrow$  Next  $Q=1$  (set is Active Low)

\* we will use clear and set to design an irregular Counter


Q1 design a counter that counts 2,3,4,5, 2,3,4,5...

Solution such counter is irregular because it starts at 2 and ends at 5.

2,3,4,5, [ ]

First design a regular counter (regular/up)

This is the simplified model



why 3 Flip Flops?


modify it to limit the counts, How?

Replace 6 by 2 (after 5 we don't wish to see 6 we wish to see 2)

Important

This way works correctly when the step width = 1 when counter counts 0,2,4,6 this way doesn't work

Counter clock is missing



Connect here the stop value (6)

$$6 = 110$$

$$Q_2 Q_1 Q_0$$

- $\Rightarrow Q_2$  not Complement
- $\Rightarrow Q_1$  " "
- $\Rightarrow Q_0$  Complement

Connect here the start over value (2)

$$2_d = (010)_2 \text{ binary}$$

MSB (Q2)      LSB (Q0)



which means  
 clear  $Q_0$   
 clear  $Q_2$   
 set  $Q_1$

design a counter to Count 9, 10, 11, 12, 9, 10, 11, 12 ...


- \* our previous way works because step width = 1 ✓
- \* Stop value = 13 (the value we don't wish to see)
- \* Start over value = 9
- \* of required Flip-Flops = 4, why?

design

remember  
the figure is missing clock,  
I don't wish to make circuit ambiguous



Ex what is the counting sequence for the counter below?



\* For above circuit if current state is 4, what is the state after 3 clock pulses?


5/11

Design a counter to count up and down based on external signal (X). IF  $X=0 \Rightarrow$  Count up, IF  $X=1 \Rightarrow$  Count down. The min count is 0 and the max count is 3. Count step = 1

From the statement

- # of states = 4 (0, 1, 2, 3)
- X is an external input to count either up or down
- number of Flip Flops = 2

1 State diagram



2 State table

present state		external input X	Next state		external output
$Q_1$	$Q_0$		$Q_1$	$Q_0$	
0	0	0 Up	0	1	NO external output exist
0	0	1 Up	1	1	
0	1	0 Up	1	0	
0	1	1 Up	0	0	
1	0	0 Up	1	1	
1	0	1 Up	0	0	
1	1	0 Up	0	1	
1	1	1 Up	1	0	

3 - State equations

$J_1$	$K_1$	$J_0$	$K_0$
0	X	1	X
1	X	1	X
1	X	X	1
0	X	X	1
X	0	1	X
X	1	1	X
X	1	X	1
X	0	X	1

$Q_1$	$Q_0$	01	11	10
0	1	X	X	
1	0	X	X	

$$J_1 = Q_0 \bar{X} + \bar{Q}_0 X = Q_0 \oplus X$$

$Q_1$	$Q_0$	00	01	11	10
X	X	1	0		
X	X	0	1		


$$K_1 = Q_0 \bar{X} + \bar{Q}_0 X = Q_0 \oplus X$$

1	X	X	1
1	X	X	1

$$J_0 = 1$$

X	1	1	X
X	1	1	X


$$K_0 = 1$$






# Registers

- 1- Sequential circuits consist of one or more flip flops that can 1)Load new 2)store 3)shift 4)output binary values.
- 2- Number of FF determines the register size.
- 3- **Four** types of registers:
  - a. Parallel input/parallel output
  - b. Serial input/serial output
  - c. Serial input/parallel output
  - d. Parallel input/serial output.



**1**



**2**

# Registers Types II

- Different combination of registers inputs and outputs leads to 4 types of registers:
  - Parallel input/parallel output
  - Serial input/serial output
  - Serial input/parallel output
  - Parallel input/serial output.
- The main operations performed by registers are:
  - shifting left and right.
  - applied with either serial output or with serial input.
  - No operation (just storage of data for later use).
  - Applied with parallel input/parallel output registers only.

# Parallel in/Parallel out Registers I

- The next figure shows a 4-bit parallel in/parallel out register.
- 4-bit: since it contains 4 D-flip flops.
- All the 4 bits are applied at the same time to all flip flops input.
- After 1 clock pulse (exactly after the +ve edge) all bits are seen at the output of the flip flops (ready to read).
- So, 1 clock pulse is needed for both the input and output.
- The values of all inputs  $I_0 - I_3$  remains unchanged as long as you want keep the stored data.
- Also, you can reset all flip flops to 0 by activating the clear direct input.




Fig. 6-1 4-Bit Register

## Parallel in/Parallel out Registers II

### Registers with Parallel Load

Has an additional gate and a control line called "load".

These gates provide additional functions: either to load a new value to be stored in the register, or to keep the same value stored in the register.




Fig. 6-2 4-Bit Register with Parallel Load

## Parallel in/Parallel out Registers II

Remember that to avoid changing the output value of a D FF you must do the following:

- Either do not change D.
- Or avoid seeing the clock at the FF.
- The register with parallel load avoids the need for the above two options using the gates and the "load" control line.
- When load = 1  $\square$  you load a new binary value to the register.
- When load = 0  $\square$  it means that you do not want to change the stored value in the register. This is done by making the FF input (i.e. D) equal the current flip flop output Q.
- Have a look at the circuit to trace the above operation.

# Serial in/Serial out Registers I




Fig. 6-3 4-Bit Shift Register

The above figure shows a 4-bit serial in/serial out register. 4-bit: since it contains 4 D-flip flops.


At the input you can apply only 1 bit at a time. So, you need 4 clock pulses to transfer all the input bits.

# Serial in/Serial out Registers II


- Also, at the output you can read only 1-bit at a time. The first bit of the stored data can be seen at the output at the last clock cycle needed to store the data at the input (at clock cycle 4).
- Additional 3 clock cycles are needed to read the remaining 3 bits of the stored data.
- So, at total we need 7 clock pulses to store and read the data in the above register.
- The above register performs shift right operation on the input data.


# Serial in/Parallel out Registers

- The same as in the figure in the previous slide with the exception that you are allowed to read all the outputs of the flip flops at the same time.
- Here you need  $n$  clock pulses to have an  $n$ -bit data stored in the register (and also ready for read).



# Parallel in/Serial out Registers I






## Parallel in/Serial out Registers II

---


- This register performs shift right operation.
- As you see in the previous slide there are external gates with a control line (similar to registers with parallel load).
- When this control line is 0  $\square$  the Load operation is performed since it is active low.
- When the control line is 1  $\square$  the shift operation is performed since it is active high.
- For this register you enter all inputs in parallel. However, you only see one bit at a time at its serial output.



## Parallel in/Serial out Registers III

---

- When the Load is active (i.e. value on the control line = 0) all parallel inputs are loaded to the registers (i.e. applied to D inputs and seen on the FF's outputs).
- At this instance you only see D3 value on the output.
- Then you want to see all inputs values on the output, this is accomplished by shifting these values toward the output.
- To start shifting you must put 1 on the control line and you need an additional 3 clock pulses to see the remaining three bits on the output (one bit at each clock pulse).



# Universal Shift Register

- Is a bidirectional shift register (capable of shifting right and left) in addition to parallel load capabilities.
- So, it contains all the registers types on the same circuit and it can be configured using control lines to select one of these types.
- And it performs the two operations supplied by registers
  - Shifting left and right.
  - And no operation (storage of data).

The Hashemite University

0

## Universal Shift Register





Fig. 6-7 4-Bit Universal Shift Register

0



## Universal Shift Register Operation I

---

- Values of the selector lines and the mode of register operation based on each option are as follows:


S1 S0

0 0  no change

0 1  shift right

1 0  shift left


1 1  parallel load



## Universal Shift Register Operation II

---

- As you can deduce from the circuit, the mode of operation of the universal register is based on the values of the selector lines of the multiplexers.
- Modes of operation:
  - No change: means no operation, i.e. you want to store the data as it is in the register.
  - Shift left: serial input to shift the data to the left direction.
  - Shift right: serial input to shift the data to right direction.
  - Parallel load: load the input values from the parallel inputs and store them in the register.



## Universal Shift Register Operation III

---

- For the output you also have both types: parallel and serial output.
  - Parallel output: you read all the values  $A_3A_2A_1A_0$  in the previous circuit.
  - Serial output for shift left: read only the value on  $A_3$  in the previous circuit.
  - Serial output for shift right: read only the value on  $A_0$  in the previous circuit.
- So it is for you to decide whether to make it parallel or serial based on your needs.