

تنظيم داسوب

للطالبة المبدعة
في حياء البدادي

إرادة - ثقة - تغيير

COD Ch. 1

Computer Abstractions and Technology

Introduction

- Rapidly changing field:
 - vacuum tube -> transistor -> IC -> VLSI
 - doubling every 1.5 years: Moore's Law Processor Transistor
 - memory capacity
 - processor speed (due to advances in technology and hardware organization)
 - cute example: if Boeing had kept up with IBM we could *fly from Bangkok to HCM City in 10 minutes for 5 baht (2000 dong) !!*
- Things we'll be learning:
 - how computers work, what's a good design, what's not
 - how to make them – *yes, we will actually build working computers!!*
 - issues affecting modern processors (e.g., caches, pipelines)

The Five Classic Components of a Computer

- Input (mouse, keyboard, ...)

- Output (display, printer, ...)

- Memory**

- main (DRAM), cache (SRAM)


- secondary (disk,

(CD, DVD, ...)

- Datapath**

- Control**

لهم ينبع كل معمل من اي مدخل
عندما يدخل من اي مدخل
شروع لذا مصدر تفاصيل



Our Primary Focus

- The processor (CPU)...
 - datapath
 - control
- ...implemented using millions of transistors
- ...impossible to understand by looking at individual transistors
- we need...


Abstraction

(بِكَرْدَدِ الْجُنُوَّةِ بِسَبِيلِ دِيَالِاصَا)

- Delving into the depths reveals more information, but...
- An abstraction omits "unneeded" detail, helps us cope with complexity

High-level language program (in C)

```
swap(int v[], int k)
{int temp;
 temp = v[k];
 v[k] = v[k+1];
 v[k+1] = temp;
}
```



Assembly language program (for MIPS)

```
swap:
    muli $2, $5, 4
    add $2, $4, $2
    lw $15, 0($2)
    lw $16, 4($2)
    sw $16, 0($2)
    sw $15, 4($2)
    jr $31
```

- From the figure on the right, how does abstraction help the programmer and how does she avoid too much detail?

Binary machine language program (for MIPS)

```
000000010100001000000000000011000
0000000100011100001100000100001
100011000110001000000000000000000000
10001100111100100000000000000000100
101011001111001000000000000000000000
10101100011000100000000000000000100
000000111100000000000000000000001000
```

machine language (binary)

(Low level)


Assembler

Convert assembly to machine language.

instr. or data

The Instruction Set: a Critical Interface


software



instruction set

(error) buye

hardware



الخطورة في العمل
من الصعب تعلم عرض على
الHardware
program

Instruction Set Architecture

(backward compatibility)

الاتصال البرمجي بين المعدة والبرمجيات
المحددة من قبل المعيار
فرنكفورت وآخرين
Complexity of instruction set
Assembler
new hardware
Archit.

- A very important abstraction:
 - interface between hardware and low-level software
 - standardizes instructions, machine language bit patterns, etc.
 - advantage: allows different implementations of the same architecture
 - disadvantage: sometimes prevents adding new innovations
- Modern instruction set architectures:
 - 80x86/Pentium/K6, PowerPC, DEC Alpha, MIPS, SPARC, HP

What is Computer Architecture?


Easy Answer

Computer Architecture =
Instruction Set Architecture +
Machine Organization


inst. set inst. set
Arch. Arch.
نبرد مدل نبرد مدل
ستارل H.W يس بعرينه
کيف اترجم اد inst.

Components
Combination
الشاملة، كيفر بصير
intraction Combination

What is Computer Architecture? Better (More Detailed) Answer



Forces on Computer Architecture



COD Ch. 2

The Role of Performance

Performance

- *Performance is the key to understanding underlying motivation for the hardware and its organization*
- Measure, report, and summarize performance to enable users to
 - make intelligent choices
 - see through the marketing hype!
- *Why is some hardware better than others for different programs?*
- *What factors of system performance are hardware related? (e.g., do we need a new machine, or a new operating system?)*
- *How does the machine's instruction set affect performance?*

What do we measure?

Define performance....

Airplane	Passengers	Range (mi)	Speed (mph)
Boeing 737-100	101	630	598
Boeing 747	470	4150	610
BAC/Sud Concorde	132	4000	1350
Douglas DC-8-50	146	8720	544

How much faster is the Concorde compared to the 747?

How much bigger is the Boeing 747 than the Douglas DC-8?

So which of these airplanes has the best performance?!

Computer Performance: TIME, TIME, TIME!!!

- Response Time (elapsed time, latency):
 - how long does it take for *my job* to run?
 - how long does it take to execute (start to finish) *my job*?
 - how long must *I* wait for the database query?
- Throughput:
 - how *many* jobs can the machine run at once?
 - what is the *average* execution rate?
 - how *much* work is getting done?
- If we upgrade a machine with a new processor what do we increase?
 - If we add a new machine to the lab what do we increase?

Execution Time

Elapsed Time

- counts everything (*disk and memory accesses, waiting for I/O, running other programs, etc.*) from start to finish
- a useful number, but often not good for comparison purposes

$$\text{elapsed time} = \text{CPU time} + \text{wait time (I/O, other programs, etc.)}$$

(نقطة انتهاء المدة)
CPU time
نقطة انتهاء المدة
user CPU time
نقطة انتهاء المدة
system CPU time
design

- doesn't count waiting for I/O or time spent running other programs
- can be divided into *user CPU time* and *system CPU time* (OS calls)

$$\text{CPU time} = \text{user CPU time} + \text{system CPU time}$$

$$\Rightarrow \text{elapsed time} = \text{user CPU time} + \text{system CPU time} + \text{wait time}$$

- Our focus: *user CPU time* (*CPU execution time* or, simply, *execution time*)
 - time spent executing the lines of code that are *in our program*

Definition of Performance

- For some program running on machine X:

$$\text{Performance}_X = 1 / \text{Execution time}_X$$

الجهاز ينزل
أو يركب (Exc. time)
أداء (performance)

- X is n times faster than Y means: $\Rightarrow \frac{\text{Pref}_X}{\text{Pref}_Y} = n$

$$\text{Performance}_X / \text{Performance}_Y = n$$

E: Execution

$$\frac{E_Y}{E_X} = n$$


Clock Cycles

- Instead of reporting execution time in seconds, we often use *cycles*. In modern computers hardware events progress cycle by cycle: in other words, each event, e.g., multiplication, addition, etc., is a sequence of cycles

$$\frac{\text{seconds}}{\text{program}} = \frac{\text{cycles}}{\text{program}} \times \frac{\text{seconds}}{\text{cycle}}$$

لابد من اصحاب معايير القياس
نغير طريقة حساب اوقات المعايير
التي تختلف عن المعايير
التي تختلف عن المعايير


- Clock ticks* indicate start and end of cycles:



- cycle time = time between ticks = seconds per cycle
- clock rate (frequency) = cycles per second (1 Hz. = 1 cycle/sec, 1 MHz. = 10^6 cycles/sec)
- Example: A 200 Mhz clock has a $\frac{1}{200 \times 10^6} \times 10^9 = 5$ nanoseconds cycle time

CPU Clocking

- Operation of digital hardware governed by a constant-rate clock



- Clock period: duration of a clock cycle
 - e.g., 250ps = 0.25ns = 250×10^{-12} s $\Rightarrow \frac{1}{250 \times 10^{-12}} = 4 \times 10^{10}$ Hz
- Clock frequency (rate): cycles per second
 - e.g., 4.0GHz = 4000MHz = 4.0×10^9 Hz

Performance Equation I

$$E.T_{in \text{ second}} = \frac{\text{seconds}}{\text{program}} = \frac{\text{cycles}}{\text{program}} \times \frac{\text{seconds}}{\text{cycle}} \xrightarrow[\substack{\text{Machine} \\ (\text{Clock Frame})}]{\substack{\text{cycles} \times (\text{period})}} \quad (T = \frac{1}{F})$$

equivalently

$$T = \left(\frac{1}{F} \right)$$

$$\frac{\text{CPU execution time}}{\text{for a program}} = \frac{\text{CPU clock cycles}}{\text{for a program}} \times \frac{\text{Clock cycle time}}{} \quad ET = F \times P$$


(Frequency) (Clock Cycle Time) (Performance) \downarrow

- So, to improve performance one can either:
 - reduce the number of cycles for a program, or
 - reduce the clock cycle time, or, equivalently,
 - increase the clock rate

$$[Freq \uparrow \& \text{clock} \downarrow \& ET \downarrow \& Perf \uparrow]$$

How many cycles are required for a program?


- Could assume that # of cycles \neq # of instructions



- This assumption is incorrect! Because:

- Different instructions take different amounts of time (cycles)
- Why...?

How many cycles are required for a program?



Multiplication takes more time than addition
ال乖法比加法耗时更多

Floating point operations take longer than integer ones
浮点运算比整数运算耗时更多

Accessing memory takes more time than accessing registers
访问内存比访问寄存器耗时更多

Important point: changing the cycle time often changes the number of cycles required for various instructions because it means changing the hardware design. More later...

النقطة المهمة
لتعديل دوري قدر
السترون

$$\begin{aligned} T \cdot E &= 6 \text{ sec} \\ S_{B-A} &= \frac{9}{6} = 1.66 = B > A \\ &= \frac{6}{10} \Rightarrow A < B \end{aligned}$$

$$\begin{aligned} \text{cycle} &= 4 \times 10^9 \\ \text{los} &= * \times \frac{1}{400 \mu\text{s}} \\ E \cdot T &= \# \text{cycle} \times \text{period} \end{aligned}$$

Example

- Our favorite program runs in 10 seconds on computer A, which has a 400Mhz. clock. $\Rightarrow E \cdot T = 10s$
- We are trying to help a computer designer build a new machine B, that will run this program in 6 seconds. The designer can use new (or perhaps more expensive) technology to substantially increase the clock rate, but has informed us that this increase will affect the rest of the CPU design, causing machine B to require 1.2 times as many clock cycles as machine A for the same program.

نحتاج إلى زراعة المكثف
لتحقيق نفس النتائج

- What clock rate should we tell the designer to target?

$$A \text{ نرخ } B = \frac{10}{6} = \frac{\text{وقت } B}{\text{وقت } A} = \frac{1}{6}$$

$$1.6 = \frac{10}{6}$$

$$\begin{aligned} 1.2 &\text{ عدد مكثف بـ B} \\ 0.20 &\text{ عدد مكثف بـ A} \\ E \cdot T &= 4 \times 10^9 \times 1.2 \times \frac{1.2}{1} = 6 \text{ Second} \\ \text{cycles} &= \frac{6}{10^{-9}} = 6 \times 10^9 \text{ cycles} \end{aligned}$$

$$F = \frac{6 \times 10^9}{8} = 750 \text{ MHz}$$

$$\begin{aligned} \text{cycles} &= 6 \times 10^9 \\ \text{cycles} &= 6 \times 10^9 \times 1.2 = 7.2 \times 10^9 \text{ cycles} \end{aligned}$$

CPU Time Example

- $P.F = 2G$
- Computer A: 2GHz clock, 10s CPU time $\Rightarrow \# \text{of cycles} = E.T \times F$
 - Designing Computer B
 - Aim for 6s CPU time
 - Can do faster clock, but causes $1.2 \times \text{clock cycles}$
 - How fast must Computer B clock be?

$$\text{Clock Rate}_B = \frac{\text{Clock Cycles}_B}{\text{CPU Time}_B} = \frac{1.2 \times \text{Clock Cycles}_A}{6s (F)}$$

$$\text{Clock Cycles}_A = \text{CPU Time}_A \times \text{Clock Rate}_A$$

$$= 10s \times 2\text{GHz} = 20 \times 10^9$$

B is 1.66 Faster than A

$$\text{Clock Rate}_B = \frac{1.2 \times 20 \times 10^9}{6s} = \frac{24 \times 10^9}{6s} = 4\text{GHz}$$



Terminology

- A given program will require:
 $E.T = \# \text{instructions} \times \text{CPI} \times \text{cycle time}$ (Two machines)

- $\# \text{instructions}$ (Program)
 - some number of instructions (machine instructions)
 - some number of cycles (cycles per instruction)
 - some number of seconds (seconds per cycle)

- We have a vocabulary that relates these quantities:

$$\text{Period} = \frac{1}{F} \quad \text{Cycle time} = \frac{1}{F} = \text{seconds per cycle} (S)$$

$$\text{Clock rate} = \frac{1}{\text{Cycle time}} = \text{cycles per second} (Hz)$$

$$\text{CPI} = \frac{\text{Instructions}}{\text{Cycles}}$$

a floating point intensive application might have a higher average CPI

$$\text{MIPS} = \frac{\text{Instructions}}{\text{Time}} = \frac{\text{Instructions}}{\text{Seconds}} \times \frac{\text{Seconds}}{\text{Millions}} = \text{Instructions per second}$$

(الرضا تي تي ميليون في المليون)
مليون طلباً في المليون

- this would be higher for a program using simple instructions

Performance Measure

- Performance is determined by execution time
- Do any of these other variables equal performance?
 - # of cycles to execute program?
 - # of instructions in program?
 - # of cycles per second?
 - average # of cycles per instruction? ↪ $\frac{1}{F} = T$
 - average # of instructions per second?
- Common pitfall : thinking one of the variables is indicative of performance when it really isn't

Performance Equation II

$$\text{CPU execution time for a program} = \frac{\text{Instruction count for a program}}{\left(\frac{\text{CPI}}{\text{Clock cycle time}} \right)} = \frac{\text{Instruction count for a program}}{\left(\frac{\text{cycles}}{\text{instructions}} \right) \times \text{Clock cycle time}}$$

- Derive the above equation from Performance Equation I

$$\boxed{\text{Clock Cycles} = \frac{\text{Instruction Count} \times \text{Cycles per Instruction}}{\text{CPI}}}$$

$$\begin{aligned} \text{CPU Time} &= \frac{\text{Instruction Count} \times \text{CPI} \times \text{Clock Cycle Time}}{\text{Clock rate (Hz)}} \\ &= \frac{\text{Instruction Count} \times \text{CPI}}{\text{Clock Rate}} \end{aligned}$$

CPI Example I

- Suppose we have (two implementations) of the same instruction set architecture (ISA). For some program:**
- machine A has a clock cycle time of 10 ns. and a CPI of 2.0
 - machine B has a clock cycle time of 20 ns. and a CPI of 1.2
- Which machine is faster for this program, and by how much?
- If two machines have the same ISA, which of our quantities (e.g., clock rate, CPI, execution time, # of instructions, MIPS) will always be identical?

$$\frac{E.T.A}{E.T.B} = \frac{\text{Inst. Count}_A * CPI_A * Period_A}{\text{Inst. Count}_B * CPI_B * Period_B} = \frac{1.2 * 200}{1.0 * 100} = 2.4$$

CPI Example

- Computer A: Cycle Time = 250ps, CPI = 2.0
- Computer B: Cycle Time = 500ps, CPI = 1.2
- Same ISA
- Which is faster, and by how much?

$$\text{CPU Time}_A = \text{Instruction Count} \times CPI_A \times \text{Cycle Time}_A \\ = 1 \times 2.0 \times 250\text{ps} = 1 \times 500\text{ps}$$

A is faster...

$$\text{CPU Time}_B = \text{Instruction Count} \times CPI_B \times \text{Cycle Time}_B \\ = 1 \times 1.2 \times 500\text{ps} = 1 \times 600\text{ps}$$

$$\frac{\text{CPU Time}_B}{\text{CPU Time}_A} = \frac{1 \times 600\text{ps}}{1 \times 500\text{ps}} = 1.2$$

...by this much

CPI in More Detail

- If different instruction classes take different numbers of cycles

$$\text{Clock Cycles} = \sum_{i=1}^n (\underline{\text{CPI}_i} \times \underline{\text{Instruction Count}_i})$$

↑
cycles
inst.
↓
prog. cycles
اعداد داده
↓
Family i inst.
نوع داده
↓

- Weighted average CPI

$$\text{CPI} = \frac{\text{Clock Cycles}}{\text{Instruction Count}} = \sum_{i=1}^n \left(\underline{\text{CPI}_i} \times \frac{\underline{\text{Instruction Count}_i}}{\text{Instruction Count}} \right)$$

$$\text{Relative frequency} = \frac{80}{100} = 80\%$$

80
100
80%



CPI Example II

- A compiler designer is trying to decide between two code sequences for a particular machine.
- Based on the hardware implementation, there are three different classes of instructions: Class A, Class B, and Class C, and they require 1, 2 and 3 cycles (respectively).
- The first code sequence has 5 instructions: 2 of A, 1 of B, and 2 of C. The second sequence has 6 instructions: 4 of A, 1 of B, and 1 of C.
- Which sequence will be faster? How much? What is the CPI for each sequence?

CPI Example

- Alternative compiled code sequences using instructions in classes A, B, C

Class	A	B	C
CPI for class	(1)	2	3
IC in sequence 1	2	1	2
IC in sequence 2	4	1	1

$\text{IPC} = \frac{\text{Clock Cycles}}{\text{Instruction Count}} = \sum_{i=1}^n \left(\frac{\text{CPI}_i \times \text{Instruction Count}_i}{\text{Instruction Count}} \right)$

Sequence 1:

$$IC = 5$$

$$\underline{\underline{CPI = 1 * 2/5 + 2 * 1/5 + 3 * 2/5}} \\ = 2.0$$

$$\text{Clock Cycles} = 10$$

Sequence 2:

$$IC = 6 = \frac{9}{6} = 1.5$$

$$\underline{\underline{CPI = 1 * 4/6 + 2 * 1/6 + 3 * 1/6}} \\ = 1.5$$

Chapter 1 — Computer Abstractions and Technology — 21

Pitfall: MIPS as a Performance Metric

- MIPS: Millions of Instructions Per Second

Doesn't account for

- Differences in ISAs between computers
- Differences in complexity between instructions

$$\text{MIPS} = \frac{\text{Instruction count}}{\text{Execution time} \times 10^6}$$

(program) (Freq. \rightarrow $\frac{\text{Inst.}}{\text{E.T.}}$)

$$= \frac{\text{Instruction count}}{\text{Instruction count} \times \text{CPI} \times 10^6} = \frac{\text{Clock rate}}{\text{CPI} \times 10^6}$$

(CPI \rightarrow $\frac{\text{Clock rate}}{\text{Inst. set}}$)

- CPI varies between programs on a given CPU



Chapter 1 — Computer Abstractions and Technology — 22

MIPS Example

(الآن) E.T

- Two different compilers are being tested for a 500 MHz machine with three different classes of instructions: Class A, Class B, and Class C, which require 1, 2 and 3 cycles respectively. Both compilers are used to produce code for a large piece of software.
 - Compiler 1 generates code with 5 billion Class A instructions, 1 billion Class B instructions, and 1 billion Class C instructions.
 - Compiler 2 generates code with 10 billion Class A instructions, 1 billion Class B instructions, and 1 billion Class C instructions.
- ② $E.T = \frac{20 \times 10^9}{1} + \frac{2 \times 10^9}{2} + \frac{1 \times 10^9}{3} = 15 \text{ billion cycles}$
- ③ $E.T = \frac{30 \times 10^9}{1} + \frac{10 \times 10^9}{2} + \frac{1 \times 10^9}{3} = 50 \text{ billion cycles}$
- Which sequence will be faster according to MIPS?
- Which sequence will be faster according to execution time?

Benchmarks

Application

softwar

(real application)

- Performance best determined by running a real application
 - use programs typical of expected workload
 - or, typical of expected class of applications e.g., compilers/editors, scientific applications, graphics, etc.
- Small benchmarks
 - nice for architects and designers
 - easy to standardize
 - can be abused!
- Benchmark suites
 - Perfect Club: set of application codes
 - Livermore Loops: 24 loop kernels
 - Linpack: linear algebra package
 - SPEC: mix of code from industry organization

SPEC (System Performance Evaluation Corporation)

- Sponsored by industry but independent and self-managed – trusted by code developers and machine vendors
- Clear guides for testing, see www.spec.org
- Regular updates (benchmarks are dropped and new ones added periodically according to relevance)
- Specialized benchmarks for particular classes of applications
- Can still be abused..., by selective optimization!

SPEC History


- First Round: SPEC CPU89
 - 10 programs yielding a single number
- Second Round: SPEC CPU92
 - SPEC CINT92 (6 integer programs) and SPEC CFP92 (14 floating point programs)
 - compiler flags can be set differently for different programs
- Third Round: SPEC CPU95
 - new set of programs: SPEC CINT95 (8 integer programs) and SPEC CFP95 (10 floating point)
 - single flag setting for all programs
- Fourth Round: SPEC CPU2000
 - new set of programs: SPEC CINT2000 (12 integer programs) and SPEC CFP2000 (14 floating point)
 - single flag setting for all programs
 - programs in C, C++, Fortran 77, and Fortran 90

CINT2000 (Integer component of SPEC CPU2000)

Program	Language	What It Is
164.gzip	C	Compression
175.vpr	C	FPGA Circuit Placement and Routing
176.gcc	C	C Programming Language Compiler
181.mcf	C	Combinatorial Optimization
186.crafty	C	Game Playing: Chess
197.parser	C	Word Processing
252.eon	C++	Computer Visualization
253.perlbmk	C	PERL Programming Language
254.gap	C	Group Theory, Interpreter
255.vortex	C	Object-oriented Database
256.bzip2	C	Compression
300.twolf	C	Place and Route Simulator


CFP2000 (Floating point component of SPEC CPU2000)

Program	Language	What It Is
168.wupwise	Fortran 77	Physics / Quantum Chromodynamics
171.swim	Fortran 77	Shallow Water Modeling
172.mgrid	Fortran 77	Multi-grid Solver: 3D Potential Field
173.applu	Fortran 77	Parabolic / Elliptic Differential Equations
177.mesa	C	3-D Graphics Library
178.galgel	Fortran 90	Computational Fluid Dynamics
179.art	C	Image Recognition / Neural Networks
183.equake	C	Seismic Wave Propagation Simulation
187.facerec	Fortran 90	Image Processing: Face Recognition
188.ammp	C	Computational Chemistry
189.lucas	Fortran 90	Number Theory / Primality Testing
191.fma3d	Fortran 90	Finite-element Crash Simulation
200.sixtrack	Fortran 77	High Energy Physics Accelerator Design
301.apsi	Fortran 77	Meteorology: Pollutant Distribution



SPEC CPU2000 reporting

- Refer SPEC website www.spec.org for documentation
- Single number result – geometric mean of normalized ratios for each code in the suite
- Report precise description of machine
- Report compiler flag setting




Specialized SPEC Benchmarks

- I/O
- Network
- Graphics
- Java
- Web server
- Transaction processing (databases)

(Calculation) max speed up = $\frac{100}{20} = 5$ (اداء اقصى اسرع 5 مرات)
we can't (نقدر نصل الى 5 مرات)


Amdahl's Law

- Execution Time After Improvement =
Execution Time Unaffected + (Execution Time Affected / Rate of Improvement)



- Example:

- Suppose a program runs in 100 seconds on a machine, with multiplication responsible for 80 seconds of this time.
- How much do we have to improve the speed of multiplication if we want the program to run 4 times faster?



$$S = \frac{100}{E \cdot T_{new}}$$

$$(E \cdot T_{new} = 20)$$

■ How about making it 5 times faster?

old E.T = 100
 $E \cdot T_{new}$ = 20
 $E \cdot T_{new} = 20 + 20 \times \frac{80}{S}$

Design Principle: Make the common case fast

$$\frac{20}{25} = 20 + \frac{80}{16} \Rightarrow E \cdot T_{new} = 25 \text{ s}$$

Pitfall: Amdahl's Law

- The performance improvement to be gained from using some faster mode of execution is limited by the fraction of the time the faster mode can be used.

- Improving an aspect of a computer and expecting a proportional improvement in overall performance

$$\frac{T_{improved}}{T_{original}} = \frac{T_{affected}}{improvement\ factor} + T_{unaffected}$$

Total = $\frac{1}{Affected} + 1 - r_{eff.}$
 ↓ local speed up (large)
 ↓ common eff.
 $S = \frac{1}{Affected} + 1 - r_{eff.}$

Example: multiply accounts for 80s/100s

- How much improvement in multiply performance to get 5x overall?

$$Amdahl's\ law: S = \frac{1}{Affected} + 1 - r_{eff.}$$

- Can't be done!

$$Total\ time = \frac{Time\ improved}{Time\ improved}$$

$$20 = \frac{80}{S} + 20$$

($n=100$ مرات زبط المقدمة)

- Corollary: make the common case fast



Examples

$$\begin{aligned} \textcircled{1} \quad T_{improved} &= 5 + \frac{5}{5} = 6 \\ \textcircled{2} \quad Speedup &= \frac{10}{6} = 1.6 \end{aligned}$$

- Suppose we enhance a machine making all floating-point instructions run five times faster. The execution time of some benchmark before the floating-point enhancement is 10 seconds.

$$S = \frac{1}{Affected} + 1 - r_{eff.}$$

- What will the speedup be if half of the 10 seconds is spent executing floating-point instructions?

$$F.P. \rightarrow 2 \times 5 = 10 \rightarrow 5 \text{ seconds}$$

- We are looking for a benchmark to show off the new floating-point unit described above, and want the overall benchmark to show a speedup of 3. One benchmark we are considering runs for 100 seconds with the old floating-point hardware.

$$x = 10 - x \Rightarrow x = \frac{1}{Affected} + 1 - r_{eff.} \Rightarrow x = 0.83 \rightarrow Time\ improvement = 0.83 \times 10 = 8.35$$

- How much of the execution time would floating-point instructions have to account for in this program in order to yield our desired speedup on this benchmark?

$$T = S * T_{improved}$$

Summary

- Performance is specific to a particular program
 - total execution time is a consistent summary of performance
- For a given architecture performance increases come from:
 - increases in clock rate (without adverse CPI affects)
 - improvements in processor organization that lower CPI
 - compiler enhancements that lower CPI and/or instruction count
- *Pitfall:* expecting improvement in one aspect of a machine's performance to affect the total performance
- You should not always believe everything you read! Read carefully! See newspaper articles, e.g., Exercise 2.37!!

Computer Organization

SPIM Example Program: add2numbersProg2.asm

Program adds 10 and 20


```
.text                                # text section
.globl main                            # call main by SPIM

main:
    la $t0, value                  # load address 'value' into $t0
    lw $t1, 0($t0)                 # load word 0(value) into $t1
    lw $t2, 4($t0)                 # load word 4(value) into $t2
    add $t3, $t1, $t2              # add two numbers into $t3
    sw $t3, 8($t0)                 # store word $t3 into 8($t0)

Parse the
machine code
for these two
instructions!

.data                                # data section
value: .word 10, 20, 0                # load data integers. Default data
                                         # start address 0x10010000 (= value)
```

MIPS Memory Usage as viewed in SPIM



MIPS Assembler Directives

Common Data Definitions:

جذور المفردات
Data Size

- **.word** w₁ ... w_n
 - store n 32-bit quantities in successive memory words
- **.half** h₁, ..., h_n
 - store n 16-bit quantities in successive memory halfwords
- **.byte** b₁, ..., b_n
 - store n 8-bit quantities in successive memory bytes
- **.ascii** str
 - store the string in memory but do not null-terminate it
 - strings are represented in double-quotes "str"
 - special characters, eg. \n, \t, follow C convention
- **.asciiz** str
 - store the string in memory and null-terminate it

MIPS Assembler Directives

Common Data Definitions:

Float
Byte
Operation

- **.float** f₁, ..., f_n
 - store n floating point single precision numbers in successive memory locations
- **.double** d₁, ..., d_n
 - store n floating point double precision numbers in successive memory locations
- **.space** n
 - reserves n successive bytes of space
- **.align** n
 - align the next datum on a 2^n byte boundary. For example, **.align 2** aligns next value on a word boundary. **.align 0** turns off automatic alignment of **.half**, **.word**, etc. till next **.data** directive

SPIM Example Program: storeWords.asm

Program shows memory storage and access (big vs. little endian)

```
.data  
here: .word 0xabc89725, 100  
.byte 0, 1, 2, 3  
.asciiz "Sample text"  
  
there: .space 6  
.byte 85  
.align 2  
.byte 32  
  
.text  
.globl main  
  
main:  
la $t0, here  
lbu $t1, 0($t0)  
lbu $t2, 1($t0)  
lw $t3, 0($t0)  
sw $t3, 36($t0)  
sb $t3, 41($t0)
```

SPIM's memory storage depends on the underlying machine: Intel 80x86 processors are **little-endian!**

Word placement in memory is exactly same in big or little endian – a copy is placed.

Byte placement in memory depends on if it is big or little endian. In big-endian bytes in a Word are counted from the byte 0 at the left (most significant) to byte 3 at the right (least significant); in little-endian it is the other way around.

Word access (lw, sw) is exactly same in big or little endian – it is a copy from register to a memory word or vice versa.

Byte access depends on if it is big or little endian, because bytes are counted 0 to 3 from left to right in big-endian and counted 0 to 3 from right to left in little-endian.

SPIM Example Program: swap2memoryWords.asm

Program to swap two memory words

```
.data # load data  
.word 7  
.word 3  
  
.text  
.globl main  
  
main:  
lui $s0, 0x1001 # load data area start address 0x10010000  
lw $s1, 0($s0)  
lw $s2, 4($s0)  
sw $s2, 0($s0)  
sw $s1, 4($s0)
```

SPIM Example Program: branchJump.asm

```
## Nonsense program to show address calculations for
## branch and jump instructions

.text                      # text section
.globl main                # call main by SPIM

# Nonsense code
# Load in SPIM to see the address calculations
main:
    j label
    add $0, $0, $0
    beq $8, $9, label
    add $0, $0, $0
    add $0, $0, $0
    add $0, $0, $0
    add $0, $0, $0
label:
    add $0, $0, $0
```

SPIM Example Program: procCallsProg2.asm

```
## Procedure call to swap two array words

.text
.globl main

main:
    load para- {la      $a0, array
    meters for {addi   $a1, $0, 0
    swap
    save return {addi   $sp, $sp, -4
    address $ra {sw     $ra, 0($sp)
    in stack

    jump and {jal    swap
    link to swap

    restore {lw      $ra, 0($sp)
    return {addi   $sp, $sp, 4
    address

jump to $ra { jr     $ra

#           equivalent C code:
#           swap(int v[], int k)
```

#	{	#	int temp;
#		#	temp = v[k];
#		#	v[k] = v[k+1];
#		#	v[k+1] = temp;
#	}	#	
#		#	swap contents of elements \$a1
#		#	and \$a1 + 1 of the array that
#		#	starts at \$a0
swap:	add	\$t1, \$a1, \$a1	
	add	\$t1, \$t1, \$t1	
	add	\$t1, \$a0, \$t1	
	lw	\$t0, 0(\$t1)	
	lw	\$t2, 4(\$t1)	
	sw	\$t2, 0(\$t1)	
	sw	\$t0, 4(\$t1)	
	jr	\$ra	

```
.data
array: .word 5, 4, 3, 2, 1
```

MIPS: Software Conventions for Registers

0	zero constant 0
1	at reserved for assembler
2	v0 results from callee
3	v1 returned to caller
4	a0 arguments to callee
5	a1 from caller: caller saves
6	a2
7	a3
8	t0 temporary: caller saves ... (callee can clobber)
15	t7

16	s0 callee saves ... (caller can clobber)
23	s7
24	t8 temporary (cont'd)
25	t9
26	k0 reserved for OS kernel
27	k1
28	gp pointer to global area
29	sp stack pointer
30	fp frame pointer
31	ra return Address (HW): caller saves

SPIM System Calls

- System Calls (syscall)
 - OS-like services
- Method
 - load system call code into register \$v0 (see following table for codes)
 - load arguments into registers \$a0, ..., \$a3
 - call system with SPIM instruction syscall
 - after call return value is in register \$v0, or \$f0 for floating point results

SPIM System Call Codes

Service	Code (put in \$v0)	Arguments	Result
print_int	1	\$a0=integer	
print_float	2	\$f12=float	
print_double	3	\$f12=double	
print_string	4	\$a0=addr. of string	
read_int	5	load address of string	int in \$v0
read_float	6	addr of string	float in \$f0
read_double	7		double in \$f0
read_string	8	\$a0=buffer, \$a1=length	
sbrk	9	\$a0=amount	addr in \$v0
exit	10		

SPIM Example Program: systemCalls.asm

```

## Enter two integers in
## console window
## Sum is displayed
.text
.globl main

main:
    la $t0, value
    li $v0, 5
    syscall
    sw $v0, 0($t0)
    li $v0, 1
    move $a0, $t3
    syscall
    li $v0, 10
    syscall
    .data
value: .word 0, 0, 0
msg1: .asciiz "Sum = "

```

system call code for read_int

system call code for print_int

result returned by call

```

lw $t1, 0($t0)
lw $t2, 4($t0)
add $t3, $t1, $t2
sw $t3, 8($t0)

li $v0, 4
la $a0, msg1
syscall
system call code for print_string

li $v0, 1
move $a0, $t3
syscall
argument to print_int call
system call code for print_int

li $v0, 10
syscall
system call code for exit
exit

```

system call code for print_string

argument to print_string call

system call code for print_int

argument to print_int call

system call code for exit

COD Ch. 3

Instructions: Language of the Machine


Instructions: Overview

- Language of the machine الغة الآلة) \mapsto instr.
- More primitive than higher level languages, e.g., no sophisticated control flow such as while or for loops غير مترافق تدريجياً (مقدمة)
- Very restrictive Rigid (حاجز)
 - e.g., MIPS arithmetic instructions
- We'll be working with the MIPS instruction set architecture
 - inspired most architectures developed since the 80's
 - used by NEC, Nintendo, Silicon Graphics, Sony
 - the name is not related to millions of instructions per second! مليون اذن
 - it stands for microcomputer without interlocked pipeline stages! أذن متسلسل
- Design goals: maximize performance and minimize cost and reduce design time @ ②
 - ③

MIPS Arithmetic

- All MIPS arithmetic instructions have 3 operands
- Operand order is fixed (e.g., destination first)

- Example:



MIPS Arithmetic

- Design Principle 1: simplicity favors regularity.

Translation: Regular instructions make for simple hardware! (same opcodes for all functions)

- Simpler hardware reduces design time and manufacturing cost.

- Of course this complicates some things...

C code: $A = B + C + D; E = F - A;$

simplicity: $(Source) \leq 3$ لمحضها

statement: ≤ 2 جملة

operator: ≤ 2 ا操

Allowing variable number of operands would simplify the assembly code but complicate the hardware.

MIPS code (arithmetic): $\begin{cases} \text{add } \$t0, \$s1, \$s2 \\ \text{add } \$s0, \$t0, \$s3 \\ \text{sub } \$s4, \$s5, \$s0 \end{cases}$

statement: ≤ 3 جملة

operator: ≤ 3 ا操

instr.: ≤ 3 ا操

two statements
three statements
instr. counter
جذب

Performance penalty: high-level code translates to denser machine code.

MIPS Arithmetic

Reg. المحورة

mips المحورة


- Operands must be in registers – only 32 registers provided (which require 5 bits to select one register). Reason for small number of registers:

$$\log_2 32 = 5 \text{ bit}$$

مختبر 32 مختبر 5 bit (أقصى 32 مختبر) Reg بـ 5 bit inst.

- Design Principle 2: smaller is faster. Why?

- Electronic signals have to travel further on a physically larger chip increasing clock cycle time.
- Smaller is also cheaper!




Registers vs. Memory

طريق Registers Memory fast slow one cycle


طريق Registers Memory slow fast one to four cycles

- Arithmetic instructions operands must be in registers
 - MIPS has 32 registers (load/store operations)
- Compiler associates variables with registers
- What about programs with lots of variables (arrays, etc.)? Use memory, load/store operations to transfer data from memory to register – if not enough registers spill registers to memory
- MIPS is a load/store architecture




Memory Organization

- Viewed as a large single-dimension array with access by address
- A memory address is an index into the memory array
- Byte addressing means that the index points to a byte of memory, and that the unit of memory accessed by a load/store is a byte



Memory Organization


- Bytes are load/store units, but most data items use larger words
- For MIPS, a word is 32 bits or 4 bytes



Load/Store Instructions

- Load and store instructions

- Example:



Load word has destination first, store has destination last

Remember MIPS arithmetic operands are registers, not memory locations

- therefore, words must first be moved from memory to registers using loads before they can be operated on; then result can be stored back to memory

* حافظه از اینجا ارجع کنیم این مدت طبیعت load در بازیابی بخطه ای در نظر می شود اما اینجا ارجع داشته ایم
store از اینجا ارجع کنیم arith.

Memory Operand Example 2

- C code:

$$A[12] = h + A[8];$$

- h in \$s2, base address of A in \$s3

- Compiled MIPS code:

- Index 8 requires offset of 32

① lw \$t0, 32(\$s3) # load word

② add \$t0, \$s2, \$t0 # add word


③ sw \$t0, 48(\$s3) # store word



A MIPS Example

Can we figure out the assembly code?

```
swap(int v[], int k);
{ int temp;
  temp = v[k];
  v[k] = v[k+1];
  v[k+1] = temp;
}
```



So far we've learned:

- MIPS
 - loading words but addressing bytes
 - arithmetic on registers only


Instruction Meaning

inst	Dist	Source	
add \$s1, \$s2, \$s3	①	\$s1 = \$s2 + \$s3	
sub \$s1, \$s2, \$s3	②	\$s1 = \$s2 - \$s3	effective address
lw \$s1, 100(\$s2)	③	\$s1 = Memory[\$s2+100]	data address
sw \$s1, 100(\$s2)	④	Memory[\$s2+100] = \$s1	base offset

S165210


Machine Language

- Instructions, like registers and words of data, are also 32 bits long
 - Example:* add \$t0, \$s1, \$s2
 - registers are numbered, e.g., \$t0 is 8, \$s1 is 17, \$s2 is 18
- Instruction Format **R-type** ("R" for aRithmetic):
 - 32 bit instruction




Machine Language

- Consider the load-word and store-word instructions,
 - what would the regularity principle have us do?
 - we would have only 5 or 6 bits to determine the offset from a base register - too little...
- Design Principle 3: Good design demands a compromise**
- Introduce a new type of instruction format



Stored Program Concept

- Instructions are bit sequences, just like data
- Programs are stored in memory
 - to be read or written just like data




SPIM – the MIPS simulator

- SPIM (MIPS spelt backwards!) is a MIPS simulator that
 - reads MIPS assembly language files and translates to machine language
 - executes the machine language instructions
 - shows contents of registers and memory
 - works as a debugger (supports break-points and single-stepping)
 - provides basic OS-like services, like simple I/O
- SPIM is freely available on-line
- An important part of our course is to actually write MIPS assembly code and run using SPIM – the only way to learn assembly (or any programming language) is to write lots and lots of code!!!
- Refer to our material, including slides, on SPIM

العنوان يكتب
من الأقصى إلى الأقرب

Memory Organization: Big/Little Endian Byte Order


- Bytes in a word can be numbered in two ways:




Memory Organization: Big/Little Endian Byte Order

- SPIM's memory storage depends on that of the underlying machine
 - Intel 80x86 processors are **little-endian**
 - because SPIM *always shows* words from left to right a "mental adjustment" has to be made for little-endian memory as in Intel PCs in our labs: start at right of first word go left, start at right of next word go left, ...!
- Word placement* in memory (from .data area of code) or *word access* (lw, sw) is the same in big or little endian
- Byte placement* and *byte access* (lb, lbu, sb) depend on big or little endian because of the different numbering of bytes within a word
- Character placement* in memory (from .data area of code) depend on big or little endian because it is equivalent to byte placement after ASCII encoding
- Run `storeWords.asm` from SPIM examples!!

Byte Addresses



ig Endian: بعدي كردار بي اخراي A ماند در داد
eftmost byte is word address (OA) کي نون most sig.
S Byte has biggest address in the word. اشياء اكمل



Little Endian: سانه منك از رسپکت سپر بجي
يغرا را (معنی) سفت المطريقه و نصوخل
Rightmost byte is word address دفتر ادرات
LS Byte has little address in the word. اکمه خوانع (اشت اسما، اشتر شنیده)



Control: Conditional Branch

- Decision making instructions
 - alter the control flow,
 - i.e., change the next instruction to be executed

- MIPS conditional branch instructions:

bne \$t0, \$t1, Label \Rightarrow beq $\left(\begin{array}{l} r_0 \\ r_1 \end{array} \right)$ $\left(\begin{array}{l} m \\ l \end{array} \right)$ $\left(\begin{array}{l} \text{label} \\ \text{offset} \end{array} \right)$

beq \$t0, \$t1, Label $\left(\begin{array}{l} r_0 \\ r_1 \end{array} \right)$ $\left(\begin{array}{l} m \\ l \end{array} \right)$ $\left(\begin{array}{l} \text{label} \\ \text{offset} \end{array} \right)$

label (16 bit) = offset

ذات معاصرین فند label
ذات معاصرین فند pc

000100	01000	01001	00000000000011001
--------	-------	-------	-------------------

(= addr.100)

- Example: if (i==j) h = i + j;

word-relative addressing:

25 words = 100 bytes;
also PC-relative (more...)

Label: $\left(\begin{array}{l} s_0 \\ s_1 \end{array} \right)$ $\left(\begin{array}{l} s_2 \\ s_3 \end{array} \right)$ $\left(\begin{array}{l} s_0 \\ s_1 \end{array} \right)$ $\left(\begin{array}{l} s_3 \\ s_0 \end{array} \right)$ $\left(\begin{array}{l} s_1 \\ s_0 \end{array} \right)$

دسترسی صریح از فریزه به تابع offset زیرینه
جهتی اد داده یعنی کنم از هر دو

Addresses in Branch

- Instructions:

bne \$t4,\$t5,Label
beq \$t4,\$t5,Label

Next instruction is at Label if \$t4 != \$t5

Next instruction is at Label if \$t4 = \$t5

- Format:


I	op	rs	rt	16 bit offset
---	----	----	----	---------------

أكبر قفزة ممكنة اعماق في (16 bit)

- 16 bits is too small a reach in a 2^{32} address space

- Solution: specify a register (as for `lw` and `sw`) and add it to offset

- use PC (= program counter), called *PC-relative addressing*, based on
- principle of locality*: most branches are to instructions near current instruction (e.g., loops and *if* statements)



Addresses in Branch

- Further extend reach of branch by observing all MIPS instructions are a word (= 4 bytes), therefore *word-relative addressing*:

$$\text{MIPS branch destination address} = (\text{PC} + 4) + (4 * \text{offset})$$

Because hardware typically increments PC early in execute cycle to point to next instruction

$$\text{so } \text{offset} = (\text{branch destination address} - \text{PC} - 4) / 4$$

$$\text{but SPIM does offset} = (\text{branch destination address} - \text{PC}) / 4$$

~~Top Simulator~~

Control: Unconditional Branch (Jump)

- MIPS unconditional branch instructions:

Condition Jump *جumps*

- Example:


```

if (i!=j)      beq $s4, $s5, Lab1
    h=i+j;      add $s3, $s4, $s5
else           ↓
    h=i-j;      Lab1: sub $s3, $s4, $s5
                ↓
                Lab2: ...
  
```

IF statement

- J-type ("J" for Jump) instruction format

- Example: j Label # addr. Label = 100



000010	00000000000000000000000011001
6 bits	26 bits target
op	26 bit number

(PC) 32 bit (PC) 28 bit (PC) 4 bit

Addresses in Jump

- Word-relative addressing also for jump instructions



J	op	26 bit address
---	----	----------------

- MIPS jump j instruction replaces lower 28 bits of the PC with A00 where A is the 26 bit address; it never changes upper 4 bits

- Example: if PC = 1011X (where X = 28 bits), it is replaced with

$$1011A00 = PC_{new} \quad 4 \text{ bits set}$$

- there are $16 (=2^4)$ partitions of the 2^{32} size address space, each partition of size 256 MB ($=2^{28}$), such that, in each partition the upper 4 bits of the address is same.

- if a program crosses an address partition, then a j that reaches a different partition has to be replaced by jr with a full 32-bit address first loaded into the jump register

- therefore, OS should always try to load a program inside a single partition

Constants

- Small constants are used quite frequently (50% of operands)

e.g., $A = A + 5;$ $B = B + 1;$ $C = C - 18;$

- Solutions? Will these work?

- create hard-wired registers (like \$zero) for constants like 1
- put program constants in memory and load them as required

- MIPS Instructions:

$\text{addi } \$29, \$29, 4$ $s_1 \leftarrow s_2 + \text{const}$
 $\text{slti } \$8, \$18, 10$ $s_1 \leftarrow s_2 < \text{const}$
 $\text{andi } \$29, \$29, 6$ $s_1 \leftarrow s_2 \& \text{const}$
 $\text{ori } \$29, \$29, 10$ $s_1 \leftarrow s_2 | \text{const}$

- How to make this work?

The Constant Zero

- MIPS register 0 (\$zero) is the constant 0

- Cannot be overwritten

- Useful for common operations

- E.g., move between registers

$\text{add } \$t2, \$s1, \$zero$

mips is move
mips is add
\$0
Chapter 2 —
Instructions:
Language of the
Computer — 27

$t_2 = 2000 + s_1$ zero Reg
 move Inst. Const. Value


initialize
inst.
Reg.
Const.
Value

$r1 = 5$
 $\text{addi } r1, s1, \$zero$

P R-format 3Ry
 I immediate 2Ry + 16
 J format offset + 26 address bits


Immediate Operands

- Make operand part of instruction itself!
- Design Principle 4: Make the common case fast
- Example: addi \$sp, \$sp, 4 [# \$sp = \$sp + 4]





How about larger constants?

- First we need to load a 32 bit constant into a register
- Must use two instructions for this: first new load upper immediate instruction for upper 16 bits



upper 16 bits filled with zeros

- Then get lower 16 bits in place:




- Now the constant is in place, use register-register arithmetic

So far

- Instruction Format Meaning

<u>add</u> \$s1,\$s2,\$s3	R	\$s1 = \$s2 + \$s3
<u>sub</u> \$s1,\$s2,\$s3	R	\$s1 = \$s2 - \$s3
<u>lw</u> \$s1,100(\$s2)	I	\$s1 = Memory[\$s2+100]
<u>sw</u> \$s1,100(\$s2)	I	Memory[\$s2+100] = \$s1
<u>bne</u> \$s4,\$s5,Lab1	T	Next instr. is at Lab1
<u>beq</u> \$s4,\$s5,Lab2	I	Next instr. is at Lab2
<u>j</u> Lab3	J	Next instr. is at Lab3

- Formats:



Logical Operations

- Instructions for bitwise manipulation

Operation	C	Java	MIPS
Shift left	<<	<<	sll (shift left logical left)
Shift right	>>	>>>	srl (shift right logical right)
Bitwise AND	&	&	and, and(i) immediate
Bitwise OR			or, or(i) immediate
Bitwise NOT	~	~	nor (not)


$$\begin{aligned} nor &= 1, 0 = 0 \\ 1 \text{ NOR } 0 &= 0 \end{aligned}$$

Useful for extracting and inserting groups of bits in a word

Control Flow

- We have: beq, bne. What about *branch-if-less-than*?

- New instruction:



- Can use this instruction to build **b1t** \$s1, \$s2, Label

- how? We generate more than one instruction – *pseudo-instruction*
- can now build general control structures

- The assembler needs a register to manufacture instructions from pseudo-instructions

- There is a *convention* (not mandatory) for use of registers

Compiling If Statements

- C code:

```
if (i==j) f = g+h;
else f = g-h;
```

- f, g, ... in \$s0, \$s1, ...


- Compiled MIPS code:

Arabic annotations for the C code:

- Elif: اذا اتساب سبب امر
- Else: اذا اتساب سبب امر
- Elif true body: اذا اتساب سبب امر
- Elif false body: اذا اتساب سبب امر
- If true body: اذا اتساب امر
- If false body: اذا اتساب امر
- Else: اذا اتساب امر
- Else: اذا اتساب امر
- Exit: ...

MIPS assembly code:

```
bne $s3, $s4, Else
add $s0, $s1, $s2 => f = g+h
j Exit
Else: sub $s0, $s1, $s2
Exit: ...
```



Notes:

- we use 16-bit T and 16-bit F
- (if else statement)

Assembler calculates addresses

Compiling Loop Statements

C code:

while (save[i] == k) i += 1;

- i in \$s3, k in \$s5, address of save in \$s6

Compiled MIPS code:

Loop: s1 \$t1, \$s3, 2 ; ; t1 = s3 * 4
 multi add \$t1, \$t1, \$s6 ; ; addr of save[i]
 address lw \$t0, 0(\$t1) ; ; t0 = save[i]
 save bne \$t0, \$s5, Exit ; ; Comp
 i addi \$s3, \$s3, 1 ; ; ; i+1
 loop body j Loop
Exit: ...
 jump back word loop body
 اذانت متاوند
 اذارین اذوند
 loop body



Chapter 2 — Instructions: Language of the Computer — 34

Policy-of-Use Convention for Registers

Name	Register number	Usage
\$zero	0	the constant value 0
\$v0-\$v1	2-3	values for results and expression evaluation
\$a0-\$a3	4-7	arguments
\$t0-\$t7	8-(15)	temporaries
\$s0-\$s7	16-23	saved
\$t8-\$t9	24-25	more temporaries
\$gp	28	global pointer
\$sp Stack Point	29	stack pointer \Rightarrow push, pop
\$fp	30	frame pointer
\$ra	31	return address (Procedure entry point)


Register 1, called \$at, is reserved for the assembler; registers 26-27, called \$k0 and \$k1 are reserved for the operating system.

Assembly Language vs. Machine Language

- Assembly provides convenient *symbolic representation*
 - much easier than writing down numbers
 - regular rules: e.g., destination first
 - Machine language is the *underlying reality*
 - e.g., destination is no longer first
- Assembly language
ما يكتب في المبرمج
ما يترجم إلى ما
يُ�行
Ex move t0, t1
(مترددة على ما)
pseudo inst
- pseudo move exists only in assembly would be implemented using add \$t0, \$t1, \$zero
- pseudo exists only in assembly would be implemented using add \$t0, \$t1, \$zero

Machine Language - Load Instruction

- Consider the load-word and store-word instr's
 - What would the regularity principle have us do?
 - But . . . Good design demands compromise
- Introduce a new type of instruction format
 - I-type for data transfer instructions (previous format was R-type for register)
- Example: Iw \$t0, 24(\$s2)



Machine Language

- Instructions, like registers and words of data, are also 32 bits long


- Example: add \$t1, \$s1, \$s2

$$\begin{aligned}s_1 &= 17 \\ s_2 &= 18 \\ t_1 &= 9\end{aligned}$$

- registers have numbers, \$t1=9, \$s1=17, \$s2=18

Instruction Format:

Fieldsize: 6 bits 5 bits 5 bits 5 bits 5 bits 6 bits




(02324820) (05 10001 10010 01001 00000 100000)

ادا (ادا) (ادا) (ادا) (ادا) (ادا) (ادا)

ابير (ابير) (ابير) (ابير) (ابير) (ابير) (ابير)

Can you guess what the field names stand for?



الذري في الذاكرة
(double)

الذري في الذاكرة

(0x02324820)

مقدار المدخلات

38


Machine Language – Immediate Instructions

- What instruction format is used for the addi ?

$$\text{addi } \$s3, \$s3, 4 \quad \#\$s3 = \$s3 + 4$$

≡ 16 bit immediate

- Machine format:



- The constant is kept inside the instruction itself!

- So must use the I format – Immediate format

- Limits immediate values to the range $+2^{15}-1$ to -2^{15}

$$(2^{15}-1) \text{ to } -2^{15}$$

40

الممسوحة ضوئيا بـ CamScanner



Procedures

- Example C code:

Handwritten notes:

```

// procedure adds 10 to input parameter
int main()
{ int i, j;
    i = 5;
    j = add10(i);      Fun
    i = j;             JMP
    return 0; }

int add10(int i)
{ return (i + 10); } i + 10
                      return address
                      (call statement)

```

Procedures

- Translated MIPS assembly

- Note more efficient use of registers possible!

<pre> .text .globl main main: addi \$s0, \$0, 5 add \$a0, \$s0, \$0 jal add10 add \$s1, \$v0, \$0 add \$s0, \$s1, \$0 li \$v0, 10 syscall </pre> <p><i>argument to callee</i></p> <p><i>control returns here</i></p> <p><i>mp and link</i></p> <p><i>system code & call to exit</i></p>	<pre> add10: addi \$sp, \$sp, -4 sw \$s0, 0(\$sp) addi \$s0, \$a0, 10 add \$v0, \$s0, \$0 lw \$s0, 0(\$sp) addi \$sp, \$sp, 4 jr \$ra </pre> <p><i>save register in stack, see figure below</i></p> <p><i>result to caller</i></p> <p><i>restore values</i></p> <p><i>return</i></p> <p><i>High address</i></p> <p><i>Low address</i></p> <p><i>MEMORY</i></p> <p><i>Content of \$s0</i></p>
--	--

Run this code with PCSim: procCallsProg1.asm

MIPS: Software Conventions for Registers

ماده بجزء سیستم
لبسا اجی از تاریخ ۲۰۰۸ صفر
بلیر: سفید ۱۶-۷-۲۰۰۸

0 zero constant 0	16 s0 callee saves
1 at reserved for assembler	... (caller can clobber)
2 v0 results from callee	23 s7
3 v1 returned to caller	24 t8 temporary (cont'd)
4 a0 arguments to callee	25 t9
5 a1 from caller: caller saves	26 k0 reserved for OS kernel
6 a2 <small>اذانی را که برای این فرمت استفاده شود</small> <small>برای این فرمت استفاده شود</small> (Procedure stack)	27 k1
7 a3 <small>اعده ای که در این فرمت استفاده شود</small> <small>اعده ای که در این فرمت استفاده شود</small> (Procedure stack)	28 gp pointer to global area
8 t0 temporary: caller saves ... (callee can clobber)	29 sp stack pointer
15 t7	30 fp frame pointer
	31 ra return Address (HW): caller saves

Procedures (recursive)

- Example C code – recursive factorial subroutine:

```
int main()           stack is push بعد داده است بپذیر
{ int i;           stack is pop پس Return کلید
  i = 4;           (values) حافظه میگیرد
  j = fact(i);    values میگیرد
  return 0; }
```

```
int fact(int n)
{ if (n < 1) return (1);
  else return ( n*fact(n-1) ); }
```

Procedures (recursive)


- Translated MIPS assembly.

```

.text
.globl main
main:
    addi $a0, $0, 4
control jal fact
returns {nop
from fact
print value
returned by fact
exit {move $a0, $v0
li $v0, 1
sySCALL
fact: li $v0, 10
sySCALL
save return address and argument in stack
    addi $sp, $sp, -8
    sw $ra, 4($sp)
    sw $a0, 0($sp)
n*fact(n-1) {
    slti $t0, $a0, 1
    beq $t0, $0, L1
    nop
    addi $v0, $0, 1
    addi $sp, $sp, 8
    jr $ra
L1: call fact recursively with argument n-1
    addi $a0, $a0, -1
    jal fact
    nop
    lw $a0, 0($sp)
    lw $ra, 4($sp)
    addi $sp, $sp, 8
    jr $ra
}
In this code with PCSim: factorialRecursive.asm

```

Using a Frame Pointer



Variables that are local to a procedure but do not fit into registers (e.g., local arrays, structures, etc.) are also stored in the stack. This area of the stack is the *frame*. The *frame pointer* \$fp points to the top of the frame and the stack pointer to the bottom. The frame pointer does not change during procedure execution, unlike the stack pointer, so it is a stable base register from which to compute offsets to local variables.

Use of the frame pointer is *optional*. If there are no local variables to store in the stack it is not efficient to use a frame pointer.

Using a Frame Pointer

- Example: procCallsProg1Modified.asm

This program shows code where it may be better to use \$fp


- Because the stack size is changing, the offset of variables stored in the stack w.r.t. the stack pointer \$sp changes as well. However, the offset w.r.t. \$fp would remain constant.
- Why would this be better?
The compiler, when generating assembly, typically maintains a table of program variables and their locations. If these locations are offsets w.r.t \$sp, then every entry must be updated every time the stack size changes!

- Exercise:

Modify procCallsProg1Modified.asm to use a frame pointer


- Observe that SPIM names register 30 as s8 rather than fp. Of course, you can use it as fp, but make sure to initialize it with the same value as sp, i.e., 7ffffeffc.

MIPS Addressing Modes




Review of MIPS Operand Addressing Modes


- ❑ Register addressing – operand is in a register



- ❑ Base (displacement) addressing – operand is at the memory location whose address is the sum of a register and a 16-bit constant contained within the instruction




- ❑ Immediate addressing – operand is a 16-bit constant contained within the instruction




Language of the Computer — 49

Review of MIPS Instruction Addressing Modes

- ❑ PC-relative addressing – instruction address is the sum of the PC and a 16-bit constant contained within the instruction



- ❑ Pseudo-direct addressing – instruction address is the 26-bit constant contained within the instruction concatenated with the upper 4 bits of the PC



Language of the Computer — 50

Overview of MIPS

الآن
(Right)

- Simple instructions – all 32 bits wide
- Very structured – no unnecessary baggage
- Only three instruction formats

R	op	rs	rt	rd	shamt	funct
---	----	----	----	----	-------	-------

I	op	rs	rt	16 bit address		
---	----	----	----	----------------	--	--

J	op	26 bit address				
---	----	----------------	--	--	--	--

- Rely on compiler to achieve performance
 - what are the compiler's goals?
- Help compiler where we can

Summarize MIPS:

MIPS operands

Name	Example	Comments
32 registers	\$s0-\$s7, \$t0-\$t9, \$zero, \$a0-\$a3, \$v0-\$v1, \$gp, \$fp, \$sp, \$ra, \$at	Fast locations for data. In MIPS, data must be in registers to perform arithmetic. MIPS register \$zero always equals 0. Register \$at is reserved for the assembler to handle large constants.
Memory[2^{32} words]	Memory[0], Memory[4], ..., Memory[4294967292]	Accessed only by data transfer instructions. MIPS uses byte addresses, so sequential words differ by 4. Memory holds data structures, such as arrays, and spilled registers, such as those saved on procedure calls.

MIPS assembly language

Category	Instruction	Example	Meaning	Comments
Arithmetic	add	add \$s1, \$s2, \$s3	\$s1 = \$s2 + \$s3	Three operands; data in registers
	subtract	sub \$s1, \$s2, \$s3	\$s1 = \$s2 - \$s3	Three operands; data in registers
Data transfer	add immediate	addi \$s1, \$s2, 100	\$s1 = \$s2 + 100	Used to add constants
	load word	lw \$s1, 100(\$s2)	\$s1 = Memory[\$s2 + 100]	Word from memory to register
	store word	sw \$s1, 100(\$s2)	Memory[\$s2 + 100] = \$s1	Word from register to memory
	load byte	lb \$s1, 100(\$s2)	\$s1 = Memory[\$s2 + 100]	Byte from memory to register
	store byte	sb \$s1, 100(\$s2)	Memory[\$s2 + 100] = \$s1	Byte from register to memory
Conditional branch	load upper immediate	lui \$s1, 100	\$s1 = 100 * 2^{16} → shift left = 0x10000000	Loads constant in upper 16 bits
	branch on equal	beq \$s1, \$s2, 25	If (\$s1 == \$s2) go to PC + 4 + 100	Equal test; PC-relative branch
	branch on not equal	bne \$s1, \$s2, 25	If (\$s1 != \$s2) go to PC + 4 + 100	Not equal test; PC-relative
	set on less than	slt \$s1, \$s2, \$s3	If (\$s2 < \$s3) \$s1 = 1; else \$s1 = 0	Compare less than; for beq, bne
Unconditional jump	set less than immediate	slti \$s1, \$s2, 100	If (\$s2 < 100) \$s1 = 1; else \$s1 = 0	Compare less than constant
	jump	j 2500	Jump to target address	2500 Decimal
	jump register	jr \$ra	go to \$ra	For switch, procedure return
	jump and link	jal 2500	\$ra = PC + 4; go to 10000	For procedure call

Alternative Architectures

- Design alternative:

- provide more powerful operations
- goal is to reduce number of instructions executed
- danger is a slower cycle time and/or a higher CPI

inst. size
Fixed

- Sometimes referred to as R(educed)ISC vs. C(omplex)ISC

- virtually all new instruction sets since 1982 have been RISC

(IPcm)
+Index

- We'll look at PowerPC and 80x86

(Intel) عالمة

PowerPC Special Instructions

- Indexed addressing

power pc = Example:

lw \$t1, \$a0+\$s3 # \$t1=Memory[\$a0+\$s3] \Rightarrow mips

- what do we have to do in MIPS?

Power pc (one inst.) MIPS (two inst.)
update register add \$t0, \$a0, \$s3
lw \$t1, 0(\$t0) lw \$t1, \$a0+\$s3
offset address

- Update addressing

- update a register as part of load (for marching through arrays)

Example: lwu \$t0, 4(\$s3) # \$t0=Memory[\$s3+4]; \$s3=\$s3+4

- what do we have to do in MIPS?

lw \$t0, 4(\$s3)
addi \$s3, \$s3, 4

- Others:

- load multiple words/store multiple words

- a special counter register to improve loop performance:

bc Loop, ctrl != 0 # decrement counter, if not 0 goto loop

MIPS: addi \$t0, \$t0, -1 bc zero, Loop

bne \$t0, \$zero, Loop

A dominant architecture: 80x86

- 1978: The Intel 8086 is announced (16 bit architecture)
- 1980: The 8087 floating point coprocessor is added
- 1982: The 80286 increases address space to 24 bits, +instructions
- 1985: The 80386 extends to 32 bits, new addressing modes
- 1989-1995: The 80486, Pentium, Pentium Pro add a few instructions (mostly designed for higher performance)
- 1997: MMX is added

"this history illustrates the impact of the "golden handcuffs" of compatibility"

Arithwidth "adding new features as someone might add clothing to a packed bag"

A dominant architecture: 80x86

- Complexity
 - instructions from 1 to 17 bytes long
 - one operand must act as both a source and destination $R \rightarrow$
 - one operand may come from memory $m \rightarrow$
 - several complex addressing modes
- Saving grace:
 - the most frequently used instructions are not too difficult to build
 - compilers avoid the portions of the architecture that are slow

"an architecture that is difficult to explain and impossible to love"

"what the 80x86 lacks in style is made up in quantity, making it beautiful from the right perspective"

Summary

باب مرجع المبرمج (Customer) مبادلة المبرمج

- Instruction complexity is only one variable
 - lower instruction count vs. higher CPI / lower clock rate

- Design Principles:
 - simplicity favors regularity
 - smaller is faster
 - good design demands compromise
 - make the common case fast

- Instruction set architecture
 - a very important abstraction indeed!

Computer Organization


Slide Sources: Patterson & Hennessy COD book website
(copyright Morgan Kaufmann)
adapted and supplemented

COD Ch. 4

Arithmetic for Computers

Arithmetic

- Where we've been:
 - performance
 - abstractions
 - *instruction set architecture*
 - *assembly language* and *machine language*
- What's up ahead:
 - *implementing* the architecture



Numbers

- Bits are just bits (no inherent meaning)
 - conventions define relationship between bits and numbers
- Binary integers (base 2)
 - $0000 \ 0001 \ 0010 \ 0011 \ 0100 \ 0101 \ 0110 \ 0111 \ 1000 \ 1001\dots$
 - decimal: $0, \dots, 2^{n-1}$ n bits
- Of course it gets more complicated:
 - bit strings are *finite*, but
 - for some *fractions* and *real*/numbers, finitely many bits is not enough, so
 - *overflow & approximation* errors: e.g., represent $1/3$ as binary!
 - *negative* integers
- How do we represent negative integers?
 - which bit patterns will represent which integers?

Possible Representations

- Sign Magnitude:

$000 = +0$	
$001 = +1$	
$010 = +2$	
$011 = +3$	
$100 = -0$	
$101 = -1$	
$110 = -2$	
$111 = -3$	

ambiguous zero
- One's Complement

$000 = 0$	
$001 = +1$	
$010 = +2$	
$011 = +3$	
$100 = -3$	
$101 = -2$	
$110 = -1$	
$111 = 0$	

ambiguous zero
- Two's Complement

$000 = 0$	
$001 = +1$	
$010 = +2$	
$011 = +3$	
$100 = -4$	
$101 = -3$	
$110 = -2$	
$111 = -1$	

unequal no. of negatives and positives; unique zero

Two's comp = one's comp + 1

+ 1 +

 $\underline{\underline{000}}$

+

 $\underline{\underline{111}}$

- 1 +

 $\underline{\underline{111}}$

- 1 +

 $\underline{\underline{000}}$
- Issues:
 - *balance* – equal number of negatives and positives
 - *ambiguous zero* – whether more than one zero representation
 - ease of arithmetic operations
- *Which representation is best? Can we get both balance and non-ambiguous zero?*



Representation Formulae

- Two's complement:

$$x_n x_{n-1} \dots x_0 = x_n * -2^n + x_{n-1} * 2^{n-1} + \dots + x_0 * 2^0$$

or

$$x_n X' = x_n * -2^n + X' \quad (\text{writing rightmost } n \text{ bits } x_{n-1} \dots x_0 \text{ as } X')$$

$$= \begin{cases} X', & \text{if } x_n = 0 \\ -2^n + X', & \text{if } x_n = 1 \end{cases}$$

- One's complement:

$$x_n X' = \begin{cases} X', & \text{if } x_n = 0 \\ -2^n + 1 + X', & \text{if } x_n = 1 \end{cases}$$



MIPS – 2's complement

- 32 bit signed numbers:

$$\begin{array}{ccccccccccccc} 0000 & 0000 & 0000 & 0000 & 0000 & 0000 & 0000 & 0000_2 & = & 0_{10} \\ 0000 & 0000 & 0000 & 0000 & 0000 & 0000 & 0001_2 & = & +1_{10} \\ 0000 & 0000 & 0000 & 0000 & 0000 & 0000 & 0010_2 & = & +2_{10} \\ \dots & & & & & & & & & & & & & & \end{array}$$

maxint

$$\begin{array}{ccccccccccccc} 0111 & 1111 & 1111 & 1111 & 1111 & 1111 & 1111 & 1110_2 & = & +2,147,483,646_{10} \\ 0111 & 1111 & 1111 & 1111 & 1111 & 1111 & 1111 & 1111_2 & = & +2,147,483,647_{10} \\ 1000 & 0000 & 0000 & 0000 & 0000 & 0000 & 0000 & 0000_2 & = & -2,147,483,648_{10} \\ 1000 & 0000 & 0000 & 0000 & 0000 & 0000 & 0001_2 & = & -2,147,483,647_{10} \\ 1000 & 0000 & 0000 & 0000 & 0000 & 0000 & 0010_2 & = & -2,147,483,646_{10} \\ \dots & & & & & & & & & & & & & & \end{array}$$

minint

$$\begin{array}{ccccccccccccc} 1111 & 1111 & 1111 & 1111 & 1111 & 1111 & 1111 & 1101_2 & = & -3_{10} \\ 1111 & 1111 & 1111 & 1111 & 1111 & 1111 & 1111 & 1110_2 & = & -2_{10} \\ 1111 & 1111 & 1111 & 1111 & 1111 & 1111 & 1111 & 1111_2 & = & -1_{10} \end{array}$$

minint

Negative integers are exactly those that have leftmost bit 1

Two's Complement Operations

- Negation Shortcut: To *negate* any two's complement integer (except for minint) *invert all bits and add 1*
 - note that *negate* and *invert* are different operations!
 - *why does this work? Remember we don't know how to add in 2's complement yet! Later...!*
- Sign Extension Shortcut: To convert an n-bit integer into an integer with more than n bits – i.e., to make a narrow integer fill a wider word – *replicate the most significant bit (msb) of the original number to fill the new bits to its left*
 - *Example:*
 - *why is this correct? Prove!*

MIPS Notes

- lb vs. lbu
 - signed load sign extends to fill 24 left bits
 - unsigned load fills left bits with 0's
- slt & slti
 - compare signed numbers
- sltu & sltiu
 - compare unsigned numbers, i.e., treat both operands as non-negative

Two's Complement Addition

- Perform add just as in junior school (carry/borrow 1s)

- Examples (4-bits):

System 1-1 4bit + 4bit	0101	0110	1011	1001	1111
	<u>0001</u>	<u>0101</u>	<u>0111</u>	<u>1010</u>	<u>1110</u>
Result 4bit برمجة	<u>0110</u>				

Do these sums now!! Remember all registers are 4-bit including result register!
So you have to **throw away** the carry-out from the msb!!

- Have to beware of *overflow*: if the *fixed* number of bits (4, 8, 16, 32, etc.) in a register *cannot represent the result* of the operation
 - terminology alert*: overflow *does not mean* there was a carry-out from the msb that we lost (though it sounds like that!) – it means simply that the result in the fixed-sized register is incorrect
 - as can be seen from the above examples there are cases when the result is correct even after losing the carry-out from the msb

Two's Complement Addition: Verifying Carry/Borrow method

Two ($n+1$)-bit integers: $X = x_n X'$, $Y = y_n Y'$

Carry/borrow add $X + Y$	$0 \leq X' + Y' < 2^n$ (no CarryIn to last bit)	$2^n \leq X' + Y' < 2^{n+1} - 1$
$x_n = 0, y_n = 0$	ok	(CarryIn to last bit) not ok (overflow!)
$x_n = 1, y_n = 0$	ok	ok
$x_n = 0, y_n = 1$	ok	ok
$x_n = 1, y_n = 1$	not ok (overflow!)	ok

- Prove the cases above!
- Prove if there is *one more bit* (total $n+2$ then) available for the result then there is no problem with overflow in add!

Two's Complement Operations

- Now verify the negation shortcut!
 - consider $X + (X + 1) = (X + X) + 1$: associative law – but what if there is overflow in one of the adds on either side, i.e., the result is wrong...!
 - think *minint*!
 - Examples:
 - $-0101 = 1010 + 1 = 1011$
 - $-1100 = 0011 + 1 = 0100$
 - $-1000 \neq 0111 + 1 = 1000$

Detecting Overflow

- No overflow when adding a positive and a negative number
- No overflow when subtracting numbers with the same sign
- Overflow occurs when the result has "wrong" sign (*verify!*):

Operation	Operand A	Operand B	Result Indicating Overflow
$A + B$	$\geq 0 (+)$	$\geq 0 (+)$	$< 0 \rightarrow$ result $(+)$ has $(-)$ sign $\geq 0 \Rightarrow$ result $(+)$, \Rightarrow OV (Wrong sign)
$A + B$	$< 0 (-)$	$< 0 (-)$	$< 0 \Rightarrow$ result $(+)$, $\Rightarrow OV$ (Wrong sign)
$A - B$	$\geq 0 (+)$	$\leq 0 (-)$	$< 0 \Rightarrow$ result $(-)$, $\Rightarrow OV$ (Wrong sign)
$A - B$	$< 0 (-)$	$\geq 0 (+)$	$\geq 0 \Rightarrow$ result $(+)$, $\Rightarrow OV$ (Wrong sign)

- Consider the operations $A + B$, and $A - B$
 - can overflow occur if B is 0?
 - can overflow occur if A is 0?

المسوحة ضوئيا بـ CamScanner

Effects of Overflow

- If an *exception* (interrupt) occurs
 - control jumps to predefined address for exception
 - interrupted address is saved for possible resumption
- Details based on software system/language
 - SPIM: see the EPC and Cause registers
- Don't always want to cause exception on overflow
 - add, addi, sub *cause exceptions* on overflow
 - addu, addiu, subu *do not cause exceptions* on overflow

Review: Basic Hardware

1. AND gate ($c = a \cdot b$)




a	b	$c = a \cdot b$
0	0	0
0	1	0
1	0	0
1	1	1

2. OR gate ($c = a + b$)




a	b	$c = a + b$
0	0	0
0	1	1
1	0	1
1	1	1

3. Inverter ($c = \bar{a}$)



a	$c = \bar{a}$
0	1
1	0

4. Multiplexor
(if $d == 0$, $c = a$;
else $c = b$)




d	c
0	a
1	b

Review: Boolean Algebra & Gates

- *Problem:* Consider logic functions with three inputs: A, B, C.
 - output D is true if at least one input is true
 - output E is true if exactly two inputs are true
 - output F is true only if all three inputs are true
- *Show the truth table for these three functions*
- *Show the Boolean equations for these three functions*
- *Show an implementation consisting of inverters, AND, and OR gates.*

A Simple Multi-Function Logic Unit



- To warm up let's build a logic unit to support the `and` and `or` instructions for MIPS (32-bit registers)
 - we'll just build a 1-bit unit and use 32 of them



- Possible implementation using a *multiplexor*:

Implementation with a Multiplexor


- Selects one of the inputs to be the output based on a control input



- Lets build our ALU using a MUX (multiplexor):

Implementations

- $x \oplus b = (a+b) \oplus b = a \oplus b$
- $(a \oplus b) \oplus c = a \oplus (b \oplus c) = a \oplus b \oplus c$
- Not easy to decide the *best* way to implement something
- do not want too many inputs to a single gate
 - do not want to have to go through too many gates (= levels)
 - for our purposes, ease of comprehension is important
- Let's look at a 1-bit ALU for addition:




- How could we build a 1-bit ALU for add, and, and or?
- How could we build a 32-bit ALU?


$$\text{Sum} = a \oplus b \oplus \text{cin}$$

$$a \cdot b + (\overline{a} \cdot b) \cdot \text{cin}$$

1-bit Adder Logic



Building a 32-bit ALU




$$a - b = a + -b$$

What about Subtraction ($a - b$) ?

Subtract \rightarrow add \rightarrow $(a + \text{comp } b)$

- Two's complement approach: just negate b and add.
- How do we negate?
 - recall *negation shortcut*: invert each bit of b and set CarryIn to *least significant bit* (ALU0) to 1



Tailoring the ALU to MIPS: Test for Less-than and Equality

- Need to support the *set-on-less-than* instruction


- e.g., `slt $t0, $t3, $t4`
- remember: `slt` is an *R-type instruction* that produces 1 if $rs < rt$ and 0 otherwise
- idea is to use subtraction: $rs < rt \Leftrightarrow rs - rt < 0$. Recall msb of negative number is 1
- two cases after subtraction $rs - rt$:
 - if no overflow then $rs < rt \Leftrightarrow$ most significant bit of $rs - rt = 1$
 - if overflow then $rs < rt \Leftrightarrow$ most significant bit of $rs - rt = 0$
- why?
- e.g., $5_{\text{ten}} - 6_{\text{ten}} = 0101 - 0110 = 0101 + 1010 = 1111$ (ok!)
 $-7_{\text{ten}} - 6_{\text{ten}} = 1001 - 0110 = 1001 + 1010 = 0011$ (overflow!)
- therefore

$$\text{set bit} = \text{msb of } rs - rt \oplus \text{overflow bit}$$

where *set bit*, which is output from ALU31, gives the result of `slt`


- Fig. 4.17(lower) indicates set bit is the adder output – *not correct!!*
- set bit is sent from ALU31 to ALU0 as the *Less* bit at ALU0; all other Less bits are hardwired 0; so Less is the 32-bit result of `slt`

Supporting s1t




1-bit ALU for the 31 least significant bits

Extra set bit, to be routed to the Less input of the least significant 1-bit ALU, is computed from the most significant Result bit and the Overflow bit (it is *not* the output of the adder as the figure seems to indicate)



1-bit ALU for the most significant bit




32-bit ALU from 31 copies of ALU at top left and 1 copy of ALU at bottom left in the most significant position


Tailoring the ALU to MIPS: Test for Less-than and Equality

- What about logic for the *overflow bit*?
 - overflow bit = carry *in to msb* \oplus carry *out of msb*
 - verify!
 - logic for overflow detection therefore can be put in to ALU31
- Need to support *test for equality*
 - e.g., `beq $t5, $t6, $t7`
 - use subtraction: $rs - rt = 0 \Leftrightarrow rs = rt$
 - do we need to consider overflow?

Supporting Test for Equality



ALU control lines		
Bneg-	Oper-	Func-
ate	ation	tion
0	00	and
0	01	or
0	10	add
1	10	sub
1	11	slt



Conclusion

- We can build an ALU to support the MIPS instruction set
 - key idea: use multiplexor to select the output we want
 - we can efficiently perform subtraction using two's complement
 - we can replicate a 1-bit ALU to produce a 32-bit ALU
- Important points about hardware
 - all gates are always working
 - speed of a gate depends number of inputs (fan-in) to the gate
 - speed of a circuit depends on number of gates in series (particularly, on the *critical path* to the deepest level of logic)
- Speed of MIPS operations
 - clever changes to organization can improve performance (similar to using better algorithms in software)
 - we'll look at examples for addition, multiplication and division

Problem: Ripple-carry Adder is Slow

31 Slow in Ripple carry جذر زمانی

- Is a 32-bit ALU as fast as a 1-bit ALU? Why?
 - n -bit ripple carry adder is approximately $2n + 2$ gate delays
- Is there more than one way to do addition? Yes:
 - one extreme: ripple-carry – carry ripples through 32 ALUs, slow!
 - other extreme: sum-of-products for each CarryIn bit – super fast!
 - CarryIn bits:

$$c_1 = b_0 \cdot c_0 + \underbrace{a_0 \cdot c_0}_{\text{مخرج}} + a_0 \cdot b_0$$

Note: c_i is CarryIn bit into i th ALU;
 c_0 is the forced CarryIn into the least significant ALU

$$\begin{aligned} c_2 &= b_1 \cdot c_1 + a_1 \cdot c_1 + a_1 \cdot b_1 \\ &= a_1 \cdot a_0 \cdot b_0 + a_1 \cdot a_0 \cdot c_0 + a_1 \cdot b_0 \cdot c_0 \\ &\quad + b_1 \cdot a_0 \cdot b_0 + b_1 \cdot a_0 \cdot c_0 + b_1 \cdot b_0 \cdot c_0 + a_1 \cdot b_1 \end{aligned} \quad (\text{substituting for } c_1)$$

$$c_3 = b_2 \cdot c_2 + a_2 \cdot c_2 + a_2 \cdot b_2 \quad (\text{العادي كذا يجري في كل دورة})$$

$$= \dots = \text{sum of 15 4-term products...}$$

- How fast? But not feasible for a 32-bit ALU! Why? Exponential complexity!!

الحلقة الثانية Two-level Carry-lookahead

Adder: First Level

- An approach between our two extremes

Motivation:

- if we didn't know the value of a carry-in, what could we do?
- when would we always generate a carry? (generate) $g_i = a_i \cdot b_i$
- when would we propagate the carry? (propagate) $p_i = a_i + b_i$

- Express (carry-in equations in terms of generate/propagates)

$$\begin{aligned} c_1 &= g_0 + p_0 \cdot c_0 \quad \text{أحدى مدخلات زمرة} \\ c_2 &= g_1 + p_1 \cdot c_1 = g_1 + p_1 \cdot g_0 + p_1 \cdot p_0 \cdot c_0 \quad \text{بـنـيـانـةـ لـكـفـهـ} \\ c_3 &= g_2 + p_2 \cdot c_2 = g_2 + p_2 \cdot g_1 + p_2 \cdot p_1 \cdot g_0 + p_2 \cdot p_1 \cdot p_0 \cdot c_0 \quad \text{مـنـيـانـةـ لـكـفـهـ} \\ c_4 &= g_3 + p_3 \cdot c_3 = g_3 + p_3 \cdot g_2 + p_3 \cdot p_2 \cdot g_1 + p_3 \cdot p_2 \cdot p_1 \cdot g_0 + p_3 \cdot p_2 \cdot p_1 \cdot p_0 \cdot c_0 \quad \text{أـخـدـمـ مـنـيـانـةـ لـكـفـهـ} \end{aligned}$$

- Feasible for 4-bit adders – with wider adders unacceptable complexity.
 - solution: build a *first level* using 4-bit adders, then a *second level on top*

Two-level Carry-lookahead Adder: Second Level for a 16-bit adder

- Propagate signals for each of the four 4-bit adder blocks:

$$P_0 = p_3 \cdot p_2 \cdot p_1 \cdot p_0$$

$$P_1 = p_7 \cdot p_6 \cdot p_5 \cdot p_4$$

$$P_2 = p_{11} \cdot p_{10} \cdot p_9 \cdot p_8$$

$$P_3 = p_{15} \cdot p_{14} \cdot p_{13} \cdot p_{12}$$

16 bit carry lookahead 4 bit adder

super general + super propagate (P)

- Generate signals for each of the four 4-bit adder blocks:

$$G_0 = g_3 + p_3 \cdot g_2 + p_3 \cdot p_2 \cdot g_1 + p_3 \cdot p_2 \cdot p_1 \cdot g_0$$

$$G_1 = g_7 + p_7 \cdot g_6 + p_7 \cdot p_6 \cdot g_5 + p_7 \cdot p_6 \cdot p_5 \cdot g_4$$

$$G_2 = g_{11} + p_{11} \cdot g_{10} + p_{11} \cdot p_{10} \cdot g_9 + p_{11} \cdot p_{10} \cdot p_9 \cdot g_8$$

$$G_3 = g_{15} + p_{15} \cdot g_{14} + p_{15} \cdot p_{14} \cdot g_{13} + p_{15} \cdot p_{14} \cdot p_{13} \cdot g_{12}$$

Two-level Carry-lookahead Adder: Second Level for a 16-bit adder

- CarryIn signals for each of the four 4-bit adder blocks (see earlier carry-in equations in terms of generate/propagates):


$$C_1 = G_0 + P_0 \cdot C_0$$

$$C_2 = G_1 + P_1 \cdot G_0 + P_1 \cdot P_0 \cdot C_0$$

$$C_3 = G_2 + P_2 \cdot G_1 + P_2 \cdot P_1 \cdot G_0 + P_2 \cdot P_1 \cdot P_0 \cdot C_0$$

$$C_4 = G_3 + P_3 \cdot G_2 + P_3 \cdot P_2 \cdot G_1 + P_3 \cdot P_2 \cdot P_1 \cdot G_0 + P_3 \cdot P_2 \cdot P_1 \cdot P_0 \cdot C_0$$

Carry-lookahead Logic



Two-level Carry-lookahead Adder: Second Level for a 16-bit adder

- Two-level carry-lookahead logic steps:
 - compute p_i 's and g_i 's at each 1-bit ALU
 - compute P_i 's and G_i 's at each 4-bit adder unit
 - compute C_i 's in carry-lookahead unit
 - compute c_i 's at each 4-bit adder unit
 - compute results (sum bits) at each 1-bit ALU
- E.g., add using carry-lookahead logic: *Two level 16 bit adder* (نقطتين)
 - 0001 1010 0011 0011
 - 1110 0101 1110 1011
- Compare times for ripple-carry vs. carry-lookahead for a 16-bit adder assuming unit delay at each gate

$A + \overline{B}$

$$\begin{array}{c} A \quad B \quad \Gamma \\ \text{P} \quad \ominus \\ (6707) \ominus (6677) = 30 \end{array}$$

super \rightarrow Super ③ block 4 bit ①
G P pi \rightarrow gi ②

A	0001	1010	0011	0011
B	1110	0101	1110	1011
gi (and gate A \wedge B)	0000	0000	0010	0011
pi (or gate A \vee B)	1111	1111	1111	1011
Pi (and gate $\neg P$)	1	1	1	0
Gi (g \rightarrow g ₃ , g ₂ , g ₁ , g ₀)	0	0	1	0
Ci	1	1	1	0
Sum	0000	0000	0001	1110

$A \oplus B \oplus Ci_{in}$

$$g_i = a \cdot b$$

Multiply

- Grade school shift-add method:

Multiplicand	1000	dec to bin <i>(عمر نسبتی بین)</i>
Multiplier	x 1001	<i>(عمر نسبتی بین)</i>
	1000	
	0000	
	0000	
	1000	<i>shift</i> <i>ادا</i> <i>اج</i>
Product	<u>01001000</u>	<u>==</u>

- m bits x n bits = m+n bit product

- Binary makes it easy:


- multiplier bit 1 => copy multiplicand (1 x multiplicand)
- multiplier bit 0 => place 0 (0 x multiplicand)

- 3 versions of multiply hardware & algorithm:


$$\begin{array}{c} \text{bit} \times \text{bit} = \underline{\underline{\text{bit}}} \\ \text{sign} \end{array}$$

Shift-add Multiplier Version 1

32-bit multiplicand starts at right half of multiplicand register




Multiplicand register, product register, ALU are 64-bit wide; multiplier register is 32-bit wide



Algorithm

Shift-add Multiplier Version1



Example: $0010 * 0011:$

Iteration	Step	Multiplier z	Multiplicand $x \cdot 2^6$	Product
0	initializing values	0011	0000 0010	0000 0000
1	1a \Rightarrow	0011	0000 0010	0000 0010
	2	0011	0000 0100	0000 0010
	3	001	0000 0100	0000 0010
2	shift right			
3	shift left			
	multiplier			
	multiplicand			

Algorithm


	كائنات	عن نتائج	product
	M'ier: <u>0011</u>	M'and: <u>0000 0010</u>	P: <u>0000 0000</u>
1a. $1 \Rightarrow P = P + Mcand$	M'ier: <u>0011</u> (أمثلة) M'ier: <u>0011</u> (أمثلة)	Mcand: <u>0000 0010</u> (أمثلة) Mcand: <u>0000 0100</u> (أمثلة)	P: <u>0000 0010</u> (أمثلة)
2. Shl Mcand	M'ier: <u>0011</u>	Mcand: <u>0000 0100</u> shift left Mcand: <u>0000 0100</u> multiply	P: <u>0000 0010</u>
3. Shr M'ier	M'ier: <u>0001</u> shift right M'ier: <u>0001</u> multiply	Mcand: <u>0000 0100</u> $z+4=6$ Mcand: <u>0000 1000</u> shift left	P: <u>0000 0010</u>
1a. $1 \Rightarrow P = P + Mcand$	M'ier: <u>0001</u>	Mcand: <u>0000 1000</u>	P: <u>0000 0110</u>
2. Shl Mcand	M'ier: <u>0001</u>	Mcand: <u>0000 1000</u>	P: <u>0000 0110</u>
3. Shr M'ier	M'ier: <u>0000</u> shift right M'ier: <u>0000</u> multiply	Mcand: <u>0000 1000</u>	P: <u>0000 0110</u>
1. $0 \Rightarrow \text{nop}$	M'ier: <u>0000</u>	Mcand: <u>0000 1000</u>	P: <u>0000 0110</u>
2. Shl Mcand	M'ier: <u>0000</u> shift left M'ier: <u>0000</u> multiply	Mcand: <u>0001 0000</u>	P: <u>0000 0110</u>
3. Shr M'ier	M'ier: <u>0000</u> shift right M'ier: <u>0000</u> multiply	Mcand: <u>0001 0000</u>	P: <u>0000 0110</u>
1. $0 \Rightarrow \text{nop}$	M'ier: <u>0000</u>	Mcand: <u>0001 0000</u>	P: <u>0000 0110</u>
2. Shl Mcand	M'ier: <u>0000</u> shift left M'ier: <u>0000</u> multiply	Mcand: <u>0010 0000</u>	P: <u>0000 0110</u>
3. Shr M'ier	M'ier: <u>0000</u> shift right M'ier: <u>0000</u> multiply	Mcand: <u>0010 0000</u>	P: <u>0000 0110</u>

Observations on Multiply


Version 1

- 1 step per clock cycle \Rightarrow nearly 100 clock cycles to multiply two 32-bit numbers
- Half the bits in the multiplicand register always 0 \Rightarrow 64-bit adder is wasted
- 0's inserted to right as multiplicand is shifted left \Rightarrow least significant bits of product never change once formed
- Intuition: instead of shifting multiplicand to left, shift product to right...

Shift-add Multiplier Version 2



Shift-add Multiplier Version 2






	M'ier: <u><u>0011</u></u> ³	Mcand: <u><u>0010</u></u> ²	P: <u><u>0000 0000</u></u>
■ 1a. 1=>P=P+Mcand	M'ier: <u><u>0011</u></u>	Mcand: <u><u>0010</u></u>	P: <u><u>0010 0000</u></u>
■ 2. Shr P	M'ier: <u><u>0011</u></u> ^{s.p}	Mcand: <u><u>0010</u></u>	P: <u><u>0001 0000</u></u>
■ 3. Shr M'ier	M'ier: <u><u>0001</u></u> ^{m.a}	Mcand: <u><u>0010</u></u>	P: <u><u>0001 0000</u></u>
■ 1a. 1=>P=P+Mcand	M'ier: <u><u>0001</u></u>	Mcand: <u><u>0010</u></u>	P: <u><u>0011 0000</u></u>
■ 2. Shr P	M'ier: <u><u>0001</u></u>	Mcand: <u><u>0010</u></u>	P: <u><u>0001 1000</u></u>
■ 3. Shr M'ier	M'ier: <u><u>0000</u></u>	Mcand: <u><u>0010</u></u>	P: <u><u>0001 1000</u></u>
■ 1. 0=>nop	M'ier: <u><u>0000</u></u>	Mcand: <u><u>0010</u></u>	P: <u><u>0001 1000</u></u>
■ 2. Shr P	M'ier: <u><u>0000</u></u>	Mcand: <u><u>0010</u></u>	P: <u><u>0000 1100</u></u>
■ 3. Shr M'ier	M'ier: <u><u>0000</u></u>	Mcand: <u><u>0010</u></u>	P: <u><u>0000 1100</u></u>
■ 1. 0=>nop	M'ier: <u><u>0000</u></u>	Mcand: <u><u>0010</u></u>	P: <u><u>0000 1100</u></u>
■ 2. Shr P	M'ier: <u><u>0000</u></u>	Mcand: <u><u>0010</u></u>	P: <u><u>0000 0110</u></u>
■ 3. Shr M'ier	M'ier: <u><u>0000</u></u>	Mcand: <u><u>0010</u></u>	P: <u><u>0000 0110</u></u>

الممسوحة ضوئيا بـ CamScanner


Observations on Multiply Version 2

- Each step the product register wastes space that exactly matches the current size of the multiplier
- Intuition: combine multiplier register and product register..

Shift-add Multiplier Version 3



Shift-add Multiplier Version 3



Observations on Multiply

Version 3

- 2 steps per bit because multiplier & product combined
- What about *signed* multiplication?
 - easiest solution is to make both positive and remember whether to negate product when done, i.e., leave out the sign bit, run for 31 steps, then negate if multiplier and multiplicand have opposite signs
- Booth's Algorithm is an elegant way to multiply signed numbers using same hardware – it also often quicker...

Motivating Booth's algorithm


- Example $0010 * 0110$. Traditional:

$$\begin{array}{r} 0010 \\ \times 0110 \\ \hline 0000 & \text{shift (0 in multiplier)} \\ 0010 & \text{add (1 in multiplier)} \\ 0010 & \text{add (1 in multiplier)} \\ 0000 & \text{shift (0 in multiplier)} \\ \hline 00001100 \end{array}$$

- Same example. But observe there are two successive 1's in multiplier $0110 = 2^2 + 2^1 = 2^3 - 2^1$, so can replace successive 1's by subtract and then add:

$$\begin{array}{r} 0010 \\ 0110 \\ \hline 0000 & \text{shift (0 in multiplier)} \\ -0010 & \text{sub (first 1 in multiplier)} \\ 0000 & \text{shift (middle of string of 1's)} \\ 0010 & \text{add (previous step had last 1)} \\ \hline 00001100 \end{array}$$

Motivating Booth's Algorithm



- Math idea: string of 1's value the sum $2^n + 2^{n-1} + \dots + 2^m = 2^{n+1} - 2^m$
- Replace a string of 1s in multiplier with an *initial subtract when we first see a one* and then later *add after the last one*
 - What if the string of 1's started from the left of the (2's complement) number, e.g., 11110001 – would the formula above have to be modified?!

Booth from Multiply Version 3


Modify Step 1 of the algorithm Multiply Version 3 to consider 2 bits of the multiplier: *the current bit and the bit to the right* (i.e., the current bit of the previous step). Instead of two outcomes, now there are four:

Case	Current Bit	Bit to the Right	Explanation	Example	Op
1a	0	0	Middle of run of 0s	0001111000	none
1b	0	1	End of run of 1s	000 <u>1</u> 1111000	add
1c	1	0	Begins run of 1s	000111 <u>1</u> 000	sub
1d	1	1	Middle of run of 1s	00011 <u>11</u> 000	none

- *Modify Step 2* of Multiply Version 3 to *sign extend* when the product is shifted right (*arithmetic right shift*, rather than *logical right shift*) because the product is a signed number
- Now draw the flowchart for Booth's algorithm !
- Multiply Version 3 and Booth share the same hardware, except Booth requires one extra flipflop to remember the bit to the right of the current bit in the product register – which is the bit pushed out by the preceding right shift


MIPS Multiplication

- Two 32-bit registers for product


 **product** [High] [Low]

- HI: most significant 32 bits
- LO: least significant 32-bits


- Instructions

 **rs** **rt** **product** (بعدهما)


- mult rs, rt / multu rs, rt




- 64-bit product in HI/LO




- mfhi rd / mflo rd



- Move from HI/LO to rd



- Can test HI value to see if product overflows 32 bits



Chapter 3
Arithmetic for
Computers — 64

Least-significant 32 bits of product → rd

لجزء الأقل وزناً منผล

1) mul
2) mflo rd

MIPS Notes

- MIPS provides two 32-bit registers Hi and Lo to hold a 64-bit product
- mult, multu (unsigned) put the product of two 32-bit register operands into Hi and Lo: overflow is ignored by MIPS but can be detected by programmer by examining contents of Hi
- mflo, mfhi moves content of Hi or Lo to a general-purpose register
- Pseudo-instructions mul (without overflow), mulo (with overflow), mulou (unsigned with overflow) take three 32-bit register operands, putting the product of two registers into the third

MIPS Division

- Use HI/LO registers for result

- HI: 32-bit remainder
- LO: 32-bit quotient

mfhi mflo
HI: 32-bit remainder
LO: 32-bit quotient

Instructions

- Pseudo instructions:
- div rs, rt / divu rs, rt
 - No overflow or divide-by-0 checking
 - Software must perform checks if required
 - Use mfhi, mflo to access result

Chapter 3 —
Arithmetic for
Computers — 66

MIPS Notes

- div (signed), divu (unsigned), with two 32-bit register operands, divide the contents of the operands and put remainder in Hi register and quotient in Lo; overflow is ignored in both cases
- pseudo-instructions div (signed with overflow), divu (unsigned without overflow) with three 32-bit register operands puts quotients of two registers into third

Floating Point

النقطة المنشورة IEEE هي نظرية مبنية على معايير ملائمة للحسابات
والنقطة المنشورة IEEE هي نظرية مبنية على معايير ملائمة للحسابات
النقطة المنشورة IEEE هي نظرية مبنية على معايير ملائمة للحسابات

We need a way to represent

- numbers with fractions, e.g., 3.1416
- very small numbers (in absolute value), e.g., .00000000023
- very large numbers (in absolute value), e.g., -3.15576 * 10^{46}

Representation:

- scientific: sign, exponent, significand form:

$\text{IEEE} \rightarrow \text{النقطة المنشورة IEEE}$

$(-1)^{\text{sign}} * \text{significand} * 2^{\text{exponent}}$. E.g., $-101.001101 * 2^{111001}$

more bits for *significand* gives more accuracy

more bits for *exponent* increases range

if $1 \leq \text{significand} < 10_{\text{two}} (=2_{\text{ten}})$ then number is *normalized*, except for number 0 which is normalized to significand 0

E.g., $-101.001101 * 2^{111001} = -1.01001101 * 2^{111011}$ (normalized)

IEEE 754 Floating-point Standard

IEEE 754 floating point standard:

32 bit

- single precision: one word


31	bits 30 to 23	bits 22 to 0
sign	8-bit exponent	23-bit significand

- double precision: two words

31	bits 30 to 20	bits 19 to 0
sign	11-bit exponent	upper 20 bits of 52-bit significand
bits 31 to 0		1023 = bits
lower 32 bits of 52-bit significand		bits

IEEE 754 Floating-point Standard

- Sign bit is 0 for positive numbers, 1 for negative numbers
- Number is assumed normalized and leading 1 bit of significand left of binary point (for non-zero numbers) is *assumed* and not shown
 - e.g., significand 1.1001... is represented as 1001...,
 - exception** is number 0 which is represented as all 0s (see next slide)
 - for other numbers:
$$\text{value} = (-1)^{\text{sign}} * (1 + \text{significand}) * 2^{(\text{exponent} - \text{bias})}$$
- Exponent is *biased* to make sorting easier
 - all 0s is smallest exponent, all 1s is largest
 - bias of 127 for single precision and 1023 for double precision
 - therefore, for non-0 numbers:
$$\text{value} = (-1)^{\text{sign}} * (1 + \text{significand}) * 2^{(\text{exponent} - \text{bias})}$$



- Special treatment of 0:
 - if exponent is all 0 and significand is all 0, then the value is 0 (sign bit may be 0 or 1)
 - if exponent is all 0 and significand is *not* all 0, then the value is $(-1)^{\text{sign}} * (1 + \text{significand}) * 2^{-127}$
 - therefore, all 0s is taken to be 0 and not 2^{-127} (as would be for a non-zero normalized number); similarly, 1 followed by all 0's is taken to be 0 and not -2^{-127}


- Example: Represent -0.75_{ten} in IEEE 754 single precision
 - decimal: $-0.75 = -3/4 = -3/2^2$
 - binary: $-11/100 = -.11 = -1.1 \times 2^{-1}$
 - IEEE single precision floating point exponent = bias + exponent value
 - IEEE single precision: 10111110_2 (sign, exponent = 8, significand = 0.11)

COD Ch. 5

The Processor: Datapath and Control

Implementing MIPS


- We're ready to look at an implementation of the MIPS instruction set
- Simplified to contain only
 - arithmetic-logic instructions: add, sub, and, or, slt] Arith \gg ALU
 - memory-reference instructions: lw, sw
 - control-flow instructions: beq, j



البيانات في Format
Decode \rightarrow Fetch \rightarrow Execute
Fetch Decode Execute
R-Format
in R.
in op من الذاكرة
Execute (Decode) memory
in op من الذاكرة
Execute (Decode) memory
I-Format
(كل ما في I-Format)
in op من الذاكرة
more complex
J-Format
3 Format
less

Implementing MIPS: the Fetch/Execute Cycle

- High-level abstract view of *fetch/execute* implementation
 - use the program counter (PC) to read instruction address
 - fetch* the instruction from memory and increment PC
 - use fields of the instruction to select registers to read
 - execute* depending on the instruction
 - repeat...



Overview: Processor Implementation Styles

- Single Cycle** (one cycle)
 - perform each instruction in 1 clock cycle
 - clock cycle must be long enough for slowest instruction; therefore,
 - disadvantage: only as fast as slowest instruction
- Multi-Cycle** (several cycles)
 - break fetch/execute cycle into multiple steps
 - perform 1 step in each clock cycle
 - advantage: each instruction uses only as many cycles as it needs
- Pipelined** (multiple instructions in parallel)
 - execute each instruction in multiple steps
 - perform 1 step / instruction in each clock cycle
 - process multiple instructions in parallel – assembly line

Functional Elements

- Two types of functional elements in the hardware:
 - elements that *operate on data* (called *combinational elements*)
 - elements that *contain data* (called *state* or *sequential elements*)

Before ($\dots(x)$) $F = 0$
After ($\text{new}(x, M)$)


$$E-T = Ic \times CPI \times \frac{\text{clock_cycle}}{\text{clock_frequency}}$$

$$S = \frac{\text{clock_cycle}}{\text{clock_frequency}}$$


لدي Sing = 1

Combinational Elements

- Works as an input \Rightarrow output function, e.g., ALU
- Combinational logic *reads input data from one register and writes output data to another, or same, register*
 - read/write happens in a single cycle* – combinational element *cannot store data* from one cycle to a future one



Combinational logic hardware units



State Elements

- State elements contain *data* in internal storage, e.g., *registers* and *memory*
- All state elements together *define* the *state of the machine*
 - What does this mean? Think of shutting down and starting up again...*
- Flipflops* and *latches* are 1-bit state elements, equivalently, they are *1-bit memories*
- The *output(s)* of a flipflop or latch *always* depends on the bit value stored, i.e., its state, and can be called *1/0* or *high/low* or *true/false*
- The *input* to a flipflop or latch can change its state depending on whether it is clocked or not...

$$AVG CPI = \frac{\text{Total cycle}}{\text{Total inst}}$$


Ex) 8 inst + 7 stall = 15 cycle
↓
↓ before loop

Total cycle = (Inst) \times # of cycle + [2]
↓ regular
Total inst. Ex = 8 \times [1] + [2]


scr. Reset latch
nand gate

Set-Reset (SR-) latch unlocked)

Think of Sbar as \bar{S} , the inverse of *set* (which sets Q to 1), and Rbar as \bar{R} , the inverse of *reset*.



equivalently with nor gates



A set-reset latch made from two cross-coupled *nand* gates is a basic memory unit.

When both Sbar and Rbar are 1, then either *one of the following two states* is *stable*:

- $Q = 1 \& Qbar = 0$
- $Q = 0 \& Qbar = 1$

and the latch will *continue* in the current stable state.


If Sbar changes to 0 (while Rbar remains at 1), then the latch is forced to the *exactly one* possible stable state (a). If Rbar changes to 0 (while Sbar remains at 1), the latch is forced to the *exactly one* possible stable state (b).

So, the latch *remembers* which of Sbar or Rbar was last 0 *during* the time they are both 1.

When both Sbar and Rbar are 0 the *exactly one* stable state is $Q = Qbar = 1$. However, if after that both Sbar and Rbar return to 1, the latch must then *jump non-deterministically* to one of stable states (a) or (b), which is undesirable behavior.

Synchronous Logic: Clocked Latches and Flipflops

- Clocks are used in *synchronous* logic to determine *when* a state element is to be updated



- in *level-triggered* clocking methodology either the state changes only when the clock is high or only when it is low (technology-dependent)


- in *edge-triggered* clocking methodology either the *rising edge* or *falling edge* is active (depending on technology) - i.e., states change only on *rising* edges or only on *falling* edge

- Latches are level-triggered
- Flipflops are edge-triggered

Synchronous clock بصر ديد اذ اذان (Clock Period)
 نهاده جزء (Clock Period)
 دو زد می خواهد (High Low via ٦٥٠ ٦٥٠)
 در این طرز (Clock Period) ۰۵۰ ۰۶۵۰
 سینک و دیزاین (Clock Design) همچو
 (Pulse width)

Clocked SR-latch


- State can change only when clock is *high*
- Potential problem: both inputs Sbar = 0 & Rbar = 0 will cause non-deterministic behavior




See `clockedSr_latch.v` in Verilog Examples

Clocked D-latch

- State can change only when clock is *high*
- Only *single* data input (compare SR-latch)
- No problem* with non-deterministic behavior




See `clockedD_latch.v` in Verilog Examples



Clocked D-flipflop


- Negative edge-triggered
- Made from three SR-latches



See `edge_dffGates.v` in Verilog Examples


State Elements on the Datapath: Register File

- Registers are implemented with arrays of D-flipflops



State Elements on the Datapath: Register File

- Port implementation:



Verilog


out \rightarrow in program

- All components that we have discussed – and shall discuss – can be fabricated using Verilog
- Refer to our Verilog slides and examples

Single-cycle Implementation of MIPS


- Our first implementation of MIPS will use a *single* long clock cycle for every instruction
- Every instruction begins on one up (or, down) clock edge and ends on the next up (or, down) clock edge
- This approach is *not practical* as it is much slower than a *multicycle* implementation where different instruction classes can take different numbers of cycles
 - in a single-cycle implementation every instruction must take the same amount of time as the slowest instruction
 - in a multicycle implementation this problem is avoided by allowing quicker instructions to use fewer cycles
- Even though the single-cycle approach is not practical it is simple and useful to understand first
- *Note* : we shall implement jump at the very end

Datapath: Instruction Store/Fetch & PC Increment




دستور بفتح لد عنوان در PC نموده ای اطیعه ای
که صادر می شود برای adder می شود که (inst. address) می شود
ست = اسنفلت inst. = درست ع اول اجرا (inst.)
برای PC برای ریت (inst.)

Animating the Datapath



Datapath: R-Type Instruction




Two elements used to implement R-type instructions


Datapath

mem \rightarrow Access

Animating the Datapath




Datapath: Load/Store Instruction




Two additional elements used
To implement load/stores

Datapath

Animating the Datapath




Animating the Datapath




Datapath: Branch Instruction


No shift hardware required:
simply connect wires from
input to output, each shifted
left 2 bits



Animating the Datapath




MIPS Datapath I: Single-Cycle




Combining the datapaths for R-type instructions and load/stores using two multiplexors

Animating the Datapath: R-type Instruction




Animating the Datapath: Load Instruction




Animating the Datapath: Store Instruction

١٠٨

sw rt, offset(rs)




MIPS Datapath II: Single-Cycle



Adding instruction fetch

MIPS Datapath III: Single-Cycle




Adding branch capability and another multiplexor

Important note: in a single-cycle implementation data cannot be stored during an instruction – it only moves through combinational logic


Question: is the MemRead signal really needed?! Think of RegWrite...

Read or (b) signal
write or (c)

Datapath Executing add




Datapath Executing lw



Execution time \rightarrow latency لاتيسي لاجد لاجد


لديك اسخن تويلا استخرب اورثا داتاپاث اوريستي
متى sw ما اسخن اكتو مزبور يرجع سلبيه (Reg File)

Datapath Executing sw



لواجهه وقعن جد bus
ارجاع نظر (ستور) inst.
32

Datapath Executing beq



Control

- Control unit takes input from
 - the instruction opcode bits
- Control unit generates
 - ALU control input
 - write enable (possibly, read enable also) signals for each storage element
 - selector controls for each multiplexor

ALU Control


Plan to control ALU: main control sends a 2-bit ALUOp control field to the ALU control. Based on ALUOp and funct field of instruction the ALU control generates the 3-bit ALU control field

Recall from Ch. 4

ALU control field	Function
000	and
001	or
010	add
110	sub
111	slt

ALU must perform

- add for load/stores (ALUOp 00)
- sub for branches (ALUOp 01)
- one of and, or, add, sub, slt for R-type instructions, depending on the instruction's 6-bit funct field (ALUOp 10)



Setting ALU Control Bits


Instruction opcode	AluOp	Instruction operation	Funct Field	Desired ALU action	ALU control input
LW	add	load word	xxxxxx	add	010
SW	add	store word	xxxxxx	add	010
Branch eq	sub	branch eq	xxxxxx	subtract	110
R-type	add	add	100000	add	010
R-type	sub	subtract	100010	subtract	110
R-type		AND	100100	and	000
R-type		OR	100101	or	001
R-type		set on less	101010	set on less	111

ALUOp		Funct field							Operation
ALUOp1	ALUOp0	F5	F4	F3	F2	F1	F0		
0	0	X	X	X	X	X	X	010	
0	branch	X	X	X	X	X	X	110	
1		X	X	X	0	0	0	0	010
1	R-TYPE	X	X	X	0	0	1	0	110
1		X	X	X	0	1	0	0	000
1		X	X	X	0	1	0	1	001
1		X	X	X	1	0	1	0	111

Truth table for ALU control bits

*Typo in text
Fig. 5.15: if it is X then there is potential conflict between line 2 and lines 3-7!


Designing the Main Control



- Observations about MIPS instruction format
 - opcode is always in bits 31-26
 - two registers to be read are always rs (bits 25-21) and rt (bits 20-16)
 - base register for load/stores is always rs (bits 25-21)
 - 16-bit offset for branch equal and load/store is always bits 15-0
 - destination register for loads is in bits 20-16 (rt) while for R-type instructions it is in bits 15-11 (rd) (*will require multiplexor to select*)

هذا مطلب تعمير مع تصميم مراص (Control signal) (Design)

Datapath with Control I



Adding control to the MIPS Datapath III (and a new multiplexor to select field to specify destination register): what are the functions of the 9 control signals?


Control Signals

حالات معاينة


Signal Name	Effect when deasserted (0)	Effect when asserted (Active High signals)
RegDst	The register destination number for the Write register comes from the <u>rt</u> field (bits 20-16)	The register destination number for the Write register comes from the <u>rd</u> field (bits 15-11)
RegWrite	None (0) <i>(لا يكتب)</i>	The register on the Write register input is written with the value on the Write data input (1)
ALUSrc	The second ALU operand comes from the second register file output (Read data 2)	The second ALU operand is the sign-extended, lower 16 bits of the instruction
PCSrc	The PC is replaced by the output of the adder that computes the value of PC + 4	The PC is replaced by the output of the adder that computes the branch target
MemRead	None	Data memory contents designated by the address input are put on the first Read data output
MemWrite	None	Data memory contents designated by the address input are replaced by the value of the Write data input
MemtoReg	The value fed to the register Write data input comes from the ALU	The value fed to the register Write data input comes from the data memory

Effects of the seven control signals

Datapath with Control II



MIPS datapath with the control unit: input to control is the 6-bit instruction opcode field, output is seven 1-bit signals and the 2-bit ALUOp signal




MIPS Datapath with Control II (cont.)

Determining control signals for the MIPS datapath based on instruction opcode


Instruction	RegDst	ALUSrc	MemtoReg	Reg Write	Mem Read	Mem Write	Branch	ALUOp1	ALUOp0
R-format	1	0	0	1	0	0	0	1	0
lw	0	1	1	1	1	0	0	0	0
sw	X	1	X	0	0	1	0	0	0
beq	X	0	X	0	0	0	1	0	1

WS signal \rightarrow 1 Control word


Control Signals: R-Type Instruction




Control Signals: lw Instruction




Control Signals: sw Instruction




Control Signals: beq Instruction



Datapath with Control III




Datapath Executing j



R-type Instruction: Step 1

add \$t1, \$t2, \$t3 (active = bold)



Fetch instruction and increment PC count

Load Instruction Steps


lw \$t1, offset(\$t2)

1. Fetch instruction and increment PC Form
P+4
 2. Read base register from the register file: the base register (\$t2) is given by bits 25-21 of the instruction (dec-dec)
 3. ALU computes sum of value read from the register file and the sign-extended lower 16 bits (offset) of the instruction E.A
mem[base + imm]
 4. The sum from the ALU is used as the address for the data memory mem[sum]
 5. The data from the memory unit is written into the register file: the destination register (\$t1) is given by bits 20-16 of the instruction (mem[sum] → Reg)
- instr. | add | load | mem[sum] / E.A

Load Instruction

lw \$t1, offset(\$t2)

Ex. ١) حساب عنوان الذاكرة من مركبات الاوامر



Branch Instruction Steps


beq \$t1, \$t2, offset

1. Fetch instruction and increment PC
2. Read two register (\$t1 and \$t2) from the register file
3. ALU performs a subtract on the data values from the register file; the value of PC+4 is added to the sign-extended lower 16 bits (offset) of the instruction shifted left by two to give the branch target address
4. The Zero result from the ALU is used to decide which adder result (from step 1 or 3) to store in the PC

(write back) + may ALU ? Sub reg

Branch Instruction

beq \$t1, \$t2, offset




Implementation: ALU Control Block

ALUOp		Funct field						Operation
ALUOp1	ALUOp0	F5	F4	F3	F2	F1	F0	
0	0	X	X	X	X	X	X	Alu op 000 and Branch
0	1	X	X	X	X	X	X	Alu op 010 or 110
1	X	X	X	0	0	0	0	010
1	X	X	X	0	0	1	0	→ 110
1	X	X	X	0	1	0	0	000
1	X	X	X	0	1	0	1	001 → 111
1	X	X	X	1	0	1	0	011

Truth table for ALU control bits

*Typo in text
Fig. 5.15: if it is X then there is potential conflict between line 2 and lines 3-7!
دالة معاكس
مترافق




Implementation: Main Control Block



Signal name	R-format	lw	sw	beq
Op5	0	1	1	0
Op4	0	0	0	0
Op3	0	0	1	0
Op2	0	0	0	1
Op1	0	1	1	0
Op0	0	1	1	0
RegDst	0	1 (rd)	0 (rt)	x
ALUSrc	0	1 (1)	0	0
MemtoReg	0	1 (1)	x	x
RegWrite	1	1	0	0
MemRead	0	1	0	0
MemWrite	0	0	1	0
Branch	0	0	0	1
ALUOp1	1 (1)	0 (0)	0 (0)	1 (1)
ALUOp0	0 (0)	0 (0)	0 (0)	1 (1)

Truth table for main control signals



Single-Cycle Design Problems

- Assuming fixed-period clock every instruction datapath uses one clock cycle implies:
$$\text{load} \rightarrow \text{ALU} \rightarrow \text{register file} \rightarrow \text{CPI} = 1$$
 / $R_{LP} 4\text{ns}$
cycle time determined by length of the longest instruction path (load)
 - but several instructions could run in a shorter clock cycle: *waste of time*
 - consider if we have more complicated instructions like floating point!
- resources used more than once in the same cycle need to be duplicated
 - waste of hardware and chip area*

Example: Fixed-period clock vs. variable-period clock in a single-cycle implementation

- Consider a machine with an additional floating point unit. Assume functional unit delays as follows
 - memory: 2 ns, ALU and adders: 2 ns, FPU add: 8 ns, FPU multiply: 16 ns, register file access (read or write): 1 ns.
 - multiplexors, control unit, PC accesses, sign extension, wires: no delay
- Assume instruction mix as follows
 - all loads take same time and comprise 31%
 - all stores take same time and comprise 21%
 - R-format instructions comprise 27%
 - branches comprise 5%
 - jumps comprise 2%
 - FP adds and subtracts take the same time and totally comprise 7%
 - FP multiplies and divides take the same time and totally comprise 7%
- Compare the performance of (a) a single-cycle implementation using a fixed-period clock with (b) one using a variable-period clock where each instruction executes in one clock cycle that is only as long as it needs to be (not really practical but pretend it's possible!)

Solution

Instruction class	Instr.	Register mem. read	ALU oper.	Data mem.	Register write	FPU add/sub	FPU mul/div	Total time ns. (latency)
Load word	2	1(rs)	2(E-P)	2	1 ✓	0	0	8
Store word	2	1(rs,rt)	2(E-A)	2	0 ✗	0	0	7
R-format	2	1(rs,rt)	2(✓)	0	1 ✓	0	0	6
Branch	2	1(rs)	2(✓)	0	0 ✗	0	0	5
Jump	2	X (فجع)	X (فتح)	0	0 ✗	0	0	2
FP mul/div	2	1(rs,rt)	X (مuls)	0	1 ✓	0	16	20 (الخط)
FP add/sub	2	1(rs,rt)	X (add)	0	1 ✓	8	0	12 (مضاعفة)

- Clock period for fixed-period clock = longest instruction time = 20 ns.

$$(F_{\text{req}} = \frac{1}{20 \text{ ns}}) = 50 \text{ MHz}$$

$$F_{\text{req}} = \frac{1}{20 \text{ ns}}$$

- Average clock period for variable-period clock = $8 \times 31\% +$

weights \rightarrow Avg $= 7 \times 21\% + 6 \times 27\% + 5 \times 5\% + 2 \times 2\% + 20 \times 7\% + 12 \times 7\%$

$$= 7.0 \text{ ns.}$$

- Therefore, performance_{var-period} / performance_{fixed-period} = $20/7 = 2.9$

Fixing the problem with single-cycle designs


- One solution: a variable-period clock with different cycle times for each instruction class
 - unfeasible*, as implementing a variable-speed clock is technically difficult
- Another solution:
 - use a smaller cycle time...
 - ...have different instructions take different numbers of cycles by breaking instructions into steps and fitting each step into one cycle
 - feasible: multicycle approach!*

Multicycle Approach

(ج اقصى اد كخطوات كد حفظة في insYr. Frey Periods ج مدد clock time وحدة متحالل ندى: اخطار سباق balance path


- Break up the instructions into *steps*
 - each step takes one clock cycle
 - balance the amount of work to be done in each step/cycle so that they are about equal
 - restrict each cycle to use at most once each major functional unit so that such units do not have to be replicated
 - functional units can be shared between different cycles within one instruction
- Between steps/cycles
 - At the end of one cycle store data to be used in *later cycles of the same instruction*
 - need to introduce additional *internal* (programmer-invisible) registers for this purpose
 - Data to be used in *later instructions* are stored in programmer-visible state elements: the register file, PC, memory

Multicycle Approach




- Note particularities of multicycle vs. single-diagrams

- single memory for data and instructions
- single ALU, no extra adders
- extra registers to hold data between clock cycles



Multicycle datapath (high-level view)

Multicycle Datapath




**Basic multicycle MIPS datapath handles R-type instructions and load/stores:
new internal register in red ovals, new multiplexors in blue ovals**

Breaking instructions into steps

- Our goal is to break up the instructions into *steps* so that
 - each step takes one clock cycle
 - the amount of work to be done in each step/cycle is about equal
 - each cycle uses at most once each major functional unit so that such units do not have to be replicated
 - functional units can be shared between different cycles within one instruction
- Data at end of one cycle to be used in next *must be stored !!*

Breaking instructions into steps

- We break instructions into the following *potential* execution steps
 - not all instructions require all the steps – each step takes one clock cycle



Step 1: Instruction Fetch & PC Increment (IF)


- Use PC to get instruction and put it in the instruction register. Increment the PC by 4 and put the result back in the PC.

- Can be described succinctly using RTL (Register-Transfer Language):

arrows
1. $IR \leftarrow \text{Memory [PC]}$; State: $\text{data} \rightarrow \text{data}$
2. $PC \leftarrow PC + 4$; State: $\text{Reg} \rightarrow \text{Reg}$
(Fetch)

Step 2: Instruction Decode and Register Fetch (ID)


- Read registers rs and rt in case we need them.
- Compute the branch address in case the instruction is a branch.



Step 3: Execution, Address Computation or Branch Completion

EX Execute


- ALU performs one of four functions depending on instruction type



Step 4: Memory access or R-type Instruction Completion (MEM)

Memory Acc

- Again depending on instruction type:
- Loads and stores access memory



Step 5: Memory Read Completion (WB)

حالة دار

- Again depending on instruction type:
- Load writes back (instruction completes)

Reg[IR[20-16]] = MDR;
الخطوة: اس ب ع ب دار استبدل

Important: There is no reason from a datapath (or control) point of view that Step 5 cannot be eliminated by performing

Reg[IR[20-16]] = Memory[ALUOut];

for loads in Step 4. This would eliminate the MDR as well.

The reason this is not done is that, to keep steps balanced in length, the design restriction is to allow each step to contain *at most* one ALU operation, or one register access, or one memory access.

Summary of Instruction Execution


Step name	Action for R-type instructions	Action for memory-reference instructions	Action for branches	Action for jumps
Instruction fetch		IR = Memory[PC] PC = PC + 4		
Instruction decode/register fetch		A = Reg [IR[25-21]] B = Reg [IR[20-16]] ALUOut = PC + (sign-extend (IR[15-0]) << 2)		
Execution, address computation, branch/ jump completion	ALUOut = A op B	ALUOut = A + sign-extend (IR[15-0])	if (A == B) then PC = ALUOut <i>3 steps</i>	PC = PC [31-28] (IR[25-0]<<2)
Memory access or R-type completion	Reg [IR[15-11]] = ALUOut	Load: MDR = Memory[ALUOut] or Store: Memory [ALUOut] = B		✗ ✓
Memory read completion		Load: Reg[IR[20-16]] = MDR		✗ ✗

load موصى به

Multicycle Execution Step (1): Instruction Fetch


IR = Memory [PC] ;

PC = PC + 4 ;




Multicycle Execution Step (2): Instruction Decode & Register Fetch

$A = \text{Reg}[\text{IR}[25-21]]$; $(A = \text{Reg}[\text{rs}])$
 $B = \text{Reg}[\text{IR}[20-15]]$; $(B = \text{Reg}[\text{rt}])$
 $\text{ALUOut} = (\text{PC} + \text{sign-extend}(\text{IR}[15-0])) \ll 2$




Multicycle Execution Step (3): Memory Reference Instructions

$\text{ALUOut} = A + \text{sign-extend}(\text{IR}[15-0])$;
 ↪ Step 2 = B.T
 ↪ Step 3 = Mem. Address




Multicycle Execution Step (3): ALU Instruction (R-Type)

$$\text{ALUOut} = A \text{ op } B$$




Multicycle Execution Step (3): Branch Instructions

if (A == B) PC = ALUOut;




Multicycle Execution Step (3): Jump Instruction

$PC = PC[31-28] \text{ concat } (\underline{IR[25-0]} \ll 2)$




Multicycle Execution Step (4): Memory Access - Read (lw)

$MDR = \text{Memory[ALUOut]}$;




Multicycle Execution Step (4): Memory Access - Write (sw)

Memory [ALUOut] = B;




Multicycle Execution Step (4): ALU Instruction (R-Type)

Reg [IR[15:11]] = ALUOUT




Multicycle Execution Step (5): Memory Read Completion (lw)

Reg[IR[20-16]] = MDR;




($B_{\text{read}} = R_{\text{reg}}$) ($W = R_{\text{reg}}$) (فوند لود می CPI + CPI + فرم) (Single cycle = چند پرسه یک سیکل دارای چند پرسه است)

Multicycle Datapath with Control I



... with control lines and the ALU control block added – not all control lines are shown

Multicycle Datapath with Control II




Complete multicycle MIPS datapath (with branch and jump capability) and showing the main control block and all control lines

Multicycle Control Step (1): Fetch

IR = Memor [PC];

PC = PC + 4




Multicycle Control Step (2): Instruction Decode & Register Fetch

$$A = \text{Reg}[\text{IR}[25-21]]; \\ B = \text{Reg}[\text{IR}[20-15]];$$

$$(A = \text{Reg}[rs]) \\ (B = \text{Reg}[rt])$$


$$\text{ALUOut} = (\text{PC} + \text{sign-extend}(\text{IR}[15-0]) \ll 2);$$



Multicycle Control Step (3): Memory Reference Instructions


$$\text{ALUOut} = A \text{ sign-extend}(\text{IR}[15-0]);$$

ALUOut is E.A



Multicycle Control Step (3): ALU Instruction (R-Type)

$$ALUOut = A \underline{p} B; \quad \text{opCode} \rightarrow \underline{p}$$




000100 12


Multicycle Control Step (3): Branch Instructions

$$\text{if } (A == B) \text{ PC} = \text{ALUOut}; \quad \Rightarrow \text{sub}(z \text{ zero signal})$$

جاء من الـ B.T (ALU) \rightarrow بـ زéro اسـign




Multicycle Execution Step (3): Jump Instruction




Multicycle Control Step (4): Memory Access - Read (lw)


$MDR = \text{Memory}[ALUOut];$



Multicycle Execution Steps (4) Memory Access - Write (sw)




Multicycle Control Step (4): ALU Instruction (R-Type)



Multicycle Execution Steps (5)

Memory Read Completion (lw)

Reg [IR[20-16]] = MDR;



Simple Questions

- How many cycles will it take to execute this code?

برنامجه معتمد
باره
multi cycle

(5) ↗
+ lw \$t2, 0(\$t3)
(5) ↗
+ lw \$t3, 4(\$t3) (معك عکس)
(5) ↗
+ beq \$t2, \$t3, Label #assume not equal
(4) ↗
+ add \$t5, \$t2, \$t3
+ sw \$t5, 8(\$t3)

Label:

الخطوة التالية الائتمانية

= 21 cycle

كتاب
E.A.

- What is going on during the 8th cycle of execution? = 8



Clock time-line

- In what cycle does the actual addition of \$t2 and \$t3 takes place? = 16

ad \$t5, \$t2, \$t3 = 16

Ex = 16 cyc جاري ادخال رقم 2 في دخل المدخلات


Implementing Control

- Value of control signals is dependent upon:
 - what instruction is being executed
 - which step is being performed
- Use the information we have accumulated to specify a finite state machine *رسالة*
 - specify the finite state machine graphically, or
 - use microprogramming
- Implementation is then derived from the specification

Review: Finite State Machines

Finite state machines (FSMs):


- a set of states and
- next state function, determined by current state and the input
- output function, determined by current state and possibly input




- We'll use a Moore machine – output based only on current state

Example: Moore Machine

- The Moore machine below, given *input* a binary string terminated by "#", will *output* "even" if the string has an even number of 0's and "odd" if the string has an odd number of 0's




FSM Control: High-level View




Instruction fetch and decode steps of every instruction is identical

FSM Control: Memory Reference




FSM control for memory-reference has 4 states

FSM Control: R-type Instruction




FSM control to implement R-type instructions has 2 states

FSM Control: Branch Instruction




FSM control to implement branches has 1 state

FSM Control: Jump Instruction



FSM control to implement jumps has 1 state

FSM Control: Complete View



The complete FSM control for the multicycle MIPS datapath:
refer Multicycle Datapath with Control II


Example: CPI in a multicycle CPU

- Assume
 - the control design of the previous slide
 - An instruction mix of 22% loads, 11% stores, 49% R-type operations, 16% branches, and 2% jumps
- What is the CPI assuming each step requires 1 clock cycle?
- Solution:
 - Number of clock cycles from previous slide for each instruction class:
 - loads 5
 - stores 4
 - R-type instructions 4
 - branches 3
 - jumps 3
 - CPI = CPU clock cycles / instruction count

$$\begin{aligned} &= \sum (\text{instruction count}_{\text{class } i} \times \text{CPI}_{\text{class } i}) / \text{instruction count} \\ &= \sum (\text{instruction count}_{\text{class } i} / \text{instruction count}) \times \text{CPI}_{\text{class } i} \\ &= 0.22 \times 5 + 0.11 \times 4 + 0.49 \times 4 + 0.16 \times 3 + 0.02 \times 3 \\ &= 4.04 \quad (\text{Avg}) \end{aligned}$$


$$\begin{aligned} \text{Avg CPI} &\rightarrow \frac{\sum (\text{weight} \times \text{CPI})}{\sum \text{weights}} \\ &= \frac{0.22 \times 5 + 0.11 \times 4 + 0.49 \times 4 + 0.16 \times 3 + 0.02 \times 3}{5+4+4+3+3} \end{aligned}$$

FSM Control: Implementation



High-level view of FSM implementation: inputs to the combinational logic block are the current state number and instruction opcode bits; outputs are the next state number and control signals to be asserted for the current state


FSM Control: PLA Implementation



Upper half is the AND plane that computes all the products. The products are carried to the lower OR plane by the vertical lines. The sum terms for each output is given by the corresponding horizontal line
E.g., IorD = S0.S1.S2.S3 + S0.S1.S2.S3

FSM Control: ROM Implementation

- ROM (Read Only Memory)
 - values of memory locations are fixed ahead of time
- A ROM can be used to implement a truth table
 - if the address is m -bits, we can address 2^m entries in the ROM
 - outputs are the bits of the entry the address points to



The size of an m -input n -output ROM is $2^m \times n$ bits – such a ROM can be thought of as an array of size 2^m with each entry in the array being n bits



FSM Control: ROM vs. PLA

- First improve the ROM: break the table into two parts
 - 4 state bits give the 16 output signals – $2^4 \times 16$ bits of ROM
 - all 10 input bits give the 4 next state bits – $2^{10} \times 4$ bits of ROM
 - Total – 4.3K bits of ROM
- PLA is much smaller
 - can share product terms
 - only need entries that produce an active output
 - can take into account don't cares
- PLA size = (#inputs × #product-terms) + (#outputs × #product-terms)
 - FSM control PLA = $(10 \times 17) + (20 \times 17) = 460$ PLA cells
- PLA cells usually about the size of a ROM cell (slightly bigger)

COD Ch. 6


Enhancing Performance with Pipelining

Overlapping
inst. Exec.


(السرعة تزيد مع التداخل)
أولئك الذين يحصلون على السرعة

Pipelining

- Start work ASAP!! Do not waste time!



Assume 30 min. each task – wash, dry, fold, store – and that separate tasks use separate hardware and so can be overlapped




MIPS Pipeline

- Five stages, one step per stage


- IF: Instruction fetch from memory
- ID: Instruction decode & register read
- EX: Execute operation or calculate address
- MEM: Access memory operand
- WB: Write result back to register

Chapter 4 — The Processor — 4

Pipelined vs. Single-Cycle Instruction Execution: the Plan



Assume 2 ns for memory access, ALU operation; 1 ns for register access; therefore, single cycle clock 8 ns; pipelined clock cycle 2 ns.



Pipelining: Keep in Mind

- Pipelining does not reduce latency of a single task, it increases throughput of entire workload
- Pipeline rate limited by longest stage From (أقصى طبقات العمل)
- ideal pip \Rightarrow potential speedup = number pipe stages
- (balanced) multi \Rightarrow unbalanced lengths of pipe stages reduces speedup max speed = #stage
- Time to fill pipeline and time to drain it - when there is slack in the pipeline - reduces speedup slack = 5
max speedup = 5
max speed = 16

balance $S_{lat} = \frac{speedup}{Speedup}$ $\Rightarrow S_{lat} = 8 \rightarrow 30, 30, 30, 30 \dots$ أيضاً 60, 60, 60, 60 ...

Throughput $S_{lat} \neq speedup$ $\Rightarrow S_{lat} = 10 \rightarrow 30, 20, 20, 20, 60 \dots$ أيضاً 10, 10, 10, 10, 60 ...

$$S = \frac{\text{time between inst. & hop. Pip}}{\# of stage}$$

Example Problem

- Problem: for the laundry fill in the following table when

- the stage lengths are 30, 30, 30, 30 min., resp. $\Rightarrow 30 + 30 + 30 + 30 = 120 \text{ min}$ أيضاً 60, 60, 60, 60 ...
- the stage lengths are 20, 20, 60, 20 min., resp. $\Rightarrow 20 + 20 + 60 + 20 = 120 \text{ min}$ أيضاً 30, 30, 30, 30 ...

Person	Unpipelined finish time	Pipeline 1 finish time	Ratio unpipelined to pipeline 1	Pipeline 2 finish time	Ratio unpipelined to pipeline 2
1	120	120	1	120 <small>240 (60 * 4)</small>	1
2				<small>120 + 60</small>	
3				<small>120 + 120</small>	
4				<small>120 + 180</small>	
n				<small>120 + 60(n-1)</small>	
	120n	120 + 30(n-1)	4 as n → ∞	120 + 60(n-1)	2 as n → ∞

Person
 n
(inst.
 n)

$$\sqrt{30 \times 4} \text{ total length} \rightarrow \lim_{n \rightarrow \infty} \frac{\text{max speed up}}{\text{time } 120 + 30(n-1)} = \# \text{ stage}$$

$$\frac{240}{(60 \times 4)} \rightarrow \frac{240}{240} = 1 \text{ speed up}$$

Pipeline Performance

Assume time for stages is

- 100ps for register read or write
- 200ps for other stages
- Compare pipelined datapath with single-cycle datapath

Instr	Instr fetch	Register read	ALU op	Memory access	Register write	Total time
lw	200ps	100 ps	200ps	200ps	100 ps	800ps
sw	200ps	100 ps	200ps	200ps	X	700ps
R-format	200ps	100 ps	200ps	X	100 ps	600ps
beq	200ps	100 ps	200ps	X	X	500ps


Chapter 4 — The Processor — 8

$$\text{Total latency for pip. prcs} = 5 * (\text{inst. job})$$


(أجلد)
(وأمام)

Pipeline Performance

Single-cycle ($T_c = 800\text{ps}$)



Pipelined ($T_c = 200\text{ps}$)



Chapter 4 — The Processor — 8

Pipeline Speedup

$$\text{Speedup} = \frac{\text{CPU_Time}_{\text{scalar}}}{\text{CPU_Time}_{\text{pipeline}}} \quad \begin{array}{l} \text{معنـى} \\ \text{single cycle datapath} \end{array}$$

$$\text{CPU_Time}_{\text{scalar}} = \text{IC} * \text{CPI} * \text{Cyc_Time} \quad \begin{array}{l} \text{AV} \\ \text{instr.} \end{array} \quad \begin{array}{l} \text{Turbo} \\ \text{instr.} \end{array}$$

$$= \text{IC} * \text{Time/Instr.}$$

$$\text{CPU_Time}_{\text{pipeline}} = (\text{Fill_Time} + \text{IC}) * \text{CPI} * \text{Cyc_Time} \quad \begin{array}{l} \text{AV} \\ \text{instr.} \end{array}$$

number of cycles

(Note: Number of instructions > # stages)

$$\text{Fill_Time} = \# \text{ of stages} - 1 = S - 1 \quad \begin{array}{l} \text{Ex) } \text{Stage} = 5 \\ \text{Fill Time} = 4 \end{array}$$

$$\text{Speedup} = \frac{\text{CPU_Time}_{\text{scalar}}}{\text{CPU_Time}_{\text{pipeline}}} \quad \begin{array}{l} (\text{Stage}) 5 = \text{max} \\ \# \text{ of stages} \end{array}$$

If $\text{IC} \gg \infty$, Speedup approaches S (max speedup)

Speedup Example

- Assume a program with N instructions: 10% (loads), 10% (stores), 50% (ALU) and 30% (branch). Assume the stage timing of:

$$\text{CPU_Time}_{\text{scalar}} = N * 0.1 * 800 + N * 0.1 * 700 + N * 0.5 * 600 + N * 0.3 * 500$$

$$= N * 600 \text{ ps} \quad \begin{array}{l} \text{AV} \\ \text{instr E-T} \end{array}$$

$$\text{CPU_Time}_{\text{pipeline}} = (S - 1 + N) * 1 * 200 \quad \begin{array}{l} \text{أحد خطوات} \\ \text{إجمالي طبق} \end{array}$$

$$\text{Speedup} = N * 600 / [(S - 1 + N) * 200]$$

$$\text{If } N > S \quad \text{Speedup} = 3$$

$$\text{Speedup} = 600N / 200 * N = 3$$

$$\lim_{N \rightarrow \infty} \frac{600}{(S-1+N)} = \frac{600}{200} = 3 \quad \text{Speedup} = 3$$

(N) weight instr + (S-1) stages

Instr	Instr fetch	Register read	ALU op	Memory access	Register write	Total time
lw	200ps	100 ps	200ps	200ps	100 ps	800ps
sw	200ps	100 ps	200ps	200ps		700ps
R-format	200ps	100 ps	200ps		100 ps	600ps
beq	200ps	100 ps	200ps			500ps

Pipeline Speedup

ideal P.P.

- If all stages are balanced
 - i.e., all take the same time
 - Time between instructions_{pipelined}
= Time between instructions_{nonpipelined}
Number of stages

- If not balanced, speedup is less
(Throughput بعثت كم در سرع)
- Speedup due to (increased throughput)
 - Latency (time for each instruction) does not decrease
(أكبر مسافة (مسافة ملحوظة لـ inst لـ taking مقتضى من النهاية المعاكسة

Pipelining MIPS

- What makes it easy with MIPS?
 - all instructions are same length 32bit
(فقط 4 بت)
so fetch and decode stages are similar for all instructions
(كل بحث و تفريغ ينجز في نفس دورة ساعة one clock cycle)
 - just a few instruction formats
 - simplifies instruction decode and makes it possible in one stage
 - memory operands appear only in load/stores
(فقط في الـ load/store)
 - so memory access can be deferred to exactly one later stage
 - operands are aligned in memory
(words 0, 1, 2, 3)
 - one data transfer instruction requires one memory access stage multiple OFU

• الـ Accesses متزامنون

Pipelining MIPS (Hazards)

- What makes it hard?

عوائق

WU instr

DFF

WU OPR & SW

Conditional Branch

Take

nor

ست جاهد مع (ورثة)

الحالات ليست تغير

(LW)

- structural hazards:** different instructions, at different stages, in the pipeline want to use the same hardware resource
- control hazards:** succeeding instruction, to put into pipeline, depends on the outcome of a previous branch instruction, already in pipeline
- data hazards:** an instruction in the pipeline requires data to be computed by a previous instruction still in the pipeline

Before actually building the pipelined datapath and control we first briefly examine these potential hazards individually...

حاجة (العنصر)
use Mem instr
dataman
(H.W)


Ex: حاقد، اعد
use Reg
مهم
(سبعينيات)
ما يفعله

اد (انتهاء انتظار) Stalls

لختير


لختير

(Hazards)



Structural Hazards

- Structural hazard:** inadequate hardware to simultaneously support all instructions in the pipeline in the same clock cycle
- E.g., suppose *single* – *not separate* – instruction and data memory in pipeline below with *one read port*
 - then a structural hazard between first and fourth *lw* instructions



- MIPS was designed to be pipelined:** structural hazards are easy to avoid!

Control Hazards


Branch determines flow of control

- Fetching next instruction depends on branch outcome
- Pipeline can't always fetch correct instruction
Still working on ID stage of branch

In MIPS pipeline

- Need to compare registers and compute target early in the pipeline

Add hardware to do it in ID stage




Chapter 4 — The Processor — 16

Control Hazards


- Control hazard:* need to make a decision based on the result of a previous instruction still executing in pipeline
- Solution 1: Stall the pipeline

[100 Branch]
[300 Stall] 300 Branch Stall
Paro. تقطيع البيانات



Stall on Branch

- Wait until branch outcome determined before fetching next instruction



Chapter 4 — The Processor — 18

Control Hazards

Solution 2 Predict branch outcome

not taken

e.g. predict branch-not-taken:

(bubble at 8 ns) (دفقة بقاء في الدورة)
branch not taken (فرع غير متخذ)
PCTY (predict taken or not taken) (تنبؤ الفرع بالمخالف)

(prof. كل المتصفحين يجدهونه) (منفرد على المتصفحين خطاً)
prof. (يُمكّن) (يُمكّن)

Program execution order (in instructions)

Time: 2 4 6 8 10 12 14

add \$4, \$5, \$6

beq \$1, \$2, 40
 PCTY

lw \$3, 300(\$0)

bubble at 4 ns (دفقة بقاء في الدورة)
Prediction success ✓ (نجاح التنبؤ)

2 ns
4 ns
6 ns
8 ns
10 ns
12 ns
14 ns

Program execution order (in instructions)

Time: 2 4 6 8 10 12 14

add \$4, \$5, \$6

beq \$1, \$2, 40

or \$7, \$8, \$9

bubble at 4 ns (دفقة بقاء)
kill at 6 ns (إلغاء)
Prediction failure: undo (=flush) lw (فلاش)
Flush (فلاش)

4 ns
6 ns
8 ns
10 ns
12 ns
14 ns

Branch Prediction

Longer pipelines can't readily determine branch outcome early

- Stall penalty becomes unacceptable

Predict outcome of branch



- Only stall if prediction is wrong

In MIPS pipeline

- Can predict branches not taken
- Fetch instruction after branch, with no delay

Chapter 4 — The Processor — 20

MIPS with Predict Not Taken



Chapter 4 — The Processor — 21

More-Realistic Branch Prediction

Static branch prediction

- Based on typical branch behavior
- Example: loop and if-statement branches

For
while
loop

Predict backward branches taken

Predict forward branches not taken


Dynamic branch prediction

- Hardware measures actual branch behavior
 - e.g., record recent history of each branch
- Assume future behavior will continue the trend
 - When wrong, stall while re-fetching, and update history

Chapter 4 — The Processor — 22

Control Hazards

- Solution 3 **Delayed branch**: always execute the sequentially next statement with the branch executing after one instruction delay
 - compiler's job to find a statement that can be put in the slot that is independent of branch outcome
- MIPS does this – but it is an option in SPIM (Simulator -> Settings)




(تمتاج داتا هارز مبنیا)

Data Hazards

(Data Dependence - Data Hazards)

(Data Dependence - Data Hazards)

- An instruction depends on completion of data access by a previous instruction



Data Dependencies

Types of data dependences

- Flow dependence (true data dependence – read after write)** (R_{AW}) dep.
- Output dependence (write after write)** (W_{AW})
- Anti dependence (write after read)** (W_{AR})

For all of them, we need to ensure semantics of the program are correct

R_{AR} (depend.)

Data Dependences

بررسه صحته بطبع
(result correct)


- Flow dependences always need to be obeyed because they constitute true dependence on a value
- Anti and output dependences exist due to limited number of architectural registers
 - They are dependence on a name, not a value

(Anti دلالة معاكسة في نفس المركب 32Reg)

26


Data Dependence Types

Flow dependence




Read-after-Write
(RAW)

Anti dependence



Write-after-Read
(WAR)

Output-dependence





Write-after-Write
(WAW)

محكمه ديداد دیدار
اذا كانت المركبات
متزامنة في نفس المركب
سيتم القراءة من المركب
قبل الكتابة في المركب
 Dependence

Data Hazards

- Data hazard:** instruction needs data from the result of a previous instruction still executing in pipeline


- Solution:** Forward data if possible... (أجل ما تنتهي النتيجة استفسرها صاحبها)



Data Hazards


- Forwarding may not be enough

e.g., if an R-type instruction following a load uses the result of the load – called **load-use data hazard**




Load-Use Data Hazard

- Can't always avoid stalls by forwarding
 - If value not computed when needed
- Can't forward backward in time!**



Chapter 4 — The Processor — 30


Reordering Code to Avoid Pipeline Stall (Software Solution)



Code Scheduling to Avoid Stalls

Reorder code to avoid use of load result in the next instruction (Software) (Compiler) حفظ بجذار

C code for $A = B + E; C = B + F;$



Pipeline Summary

The BIG Picture
 Pipelining improves performance by increasing instruction throughput

- Executes multiple instructions in parallel
- Each instruction has the same latency

Subject to hazards

- Structure, data, control


Instruction set design affects complexity of pipeline implementation

Pipelined Datapath

- We now move to actually building a pipelined datapath
- First recall the 5 steps in instruction execution
 - Instruction Fetch & PC Increment (IF)
 - Instruction Decode and Register Read (ID)
 - Execution or calculate address (EX)
 - Memory access (MEM)
 - Write result into register (WB)
- Review: single-cycle processor
 - all 5 steps done in a single clock cycle
 - dedicated hardware required for each step
- What happens if we break the execution into multiple cycles, but keep the extra hardware?*

Review - Single-Cycle Datapath

"Steps"




Pipelined Datapath – Key Idea


- What happens if we break the execution into multiple cycles, but keep the extra hardware?
 - Answer: We may be able to start executing a new instruction at each clock cycle - pipelining
- ...but we shall need extra registers to hold data between cycles
—pipeline registers

عندما ن-split instruction إلى مراحل (cycles) ،
نحتاج إلى Registers لتخزين البيانات بين المراحل.
البيانات تخزن في Registers بـ 32 bit.


Pipelined Datapath




Pipelined Datapath



Bug in the Datapath



Corrected Datapath



Destination register number is also passed through ID/EX, EX/MEM and MEM/WB registers, which are now wider by 5 bits

Pipelined Example

- Consider the following instruction sequence:


```
lw $t0, 10($t1)
sw $t3, 20($t4)
add $t5, $t6, $t7
sub $t8, $t9, $t10
```

Pipeline Operation


- Cycle-by-cycle flow of instructions through the pipelined datapath
 - "Single-clock-cycle" pipeline **diagram**
 - Shows pipeline usage in a single cycle
 - Highlight resources used
 - c.f. "multi-clock-cycle" **diagram**
 - Graph of operation over time
- We'll look at "single-clock-cycle" diagrams for load & store

Chapter 4 — The
Processor — 42


Single-Clock-Cycle Diagram: Clock Cycle 1




Single-Clock-Cycle Diagram: Clock Cycle 2



Single-Clock-Cycle Diagram: Clock Cycle 3




Single-Clock-Cycle Diagram: Clock Cycle 4




$$\begin{aligned}
 \text{Fill Time} &= \frac{s}{\text{pip}} - 1 \\
 &= 5 - 1 = 4
 \end{aligned}$$


Single-Clock-Cycle Diagram: Clock Cycle 5




Single-Clock-Cycle Diagram: Clock Cycle 6




Single-Clock-Cycle Diagram: Clock Cycle 7



Single-Clock-Cycle Diagram: Clock Cycle 8




Alternative View – Multiple-Clock-Cycle Diagram



Multi-Cycle Pipeline Diagram

Traditional form



Chapter 4 — The Processor — 52

$$\text{③ AV CPI} = \frac{\# \text{= F cycle}}{\# \text{= F instr}} = \frac{(S-1)+N}{N} = \frac{N+4}{N} \approx 1$$

$$\text{② CPI Pip. Stray} = 5$$

Ex) CPI load instr latency = 5 (instruction latency) 5 steps (الواتد)


multi and Pip.

چند اسکرچ (Sky.)
Pip.

Notes

- One significant difference in the execution of an R-type instruction between multicycle and pipelined implementations:
 - register write-back for the R-type instruction is the 5th (the last write-back) pipeline stage vs. the 4th stage for the multicycle implementation. *Why?*
 - think of *structural hazards* when writing to the register file...
- Worth repeating: the *essential difference* between the pipeline and multicycle implementations is the insertion of pipeline registers to *decouple the 5 stages*.
- The CPI of an ideal pipeline (no stalls) is 1. *Why?*
- The RaVi Architecture Visualization Project of Dortmund U. has pipeline simulations – see link in our Additional Resources page
- As we develop control for the pipeline keep in mind that the text *does not consider jump* – should not be too hard to implement!

Recall Single-Cycle Control – the Datapath



Recall Single-Cycle – ALU Control

Instruction opcode	<u>AluOp</u>	Instruction operation	Funct Field	Desired ALU action	ALU control input
LW	000	load word	xxxxxx	add	010
SW	000	store word	xxxxxx	add	010
Branch	01	branch eq	xxxxxx	subtract	110
R-type	10	add	100000	add	010
R-type	10	subtract	100010	subtract	110
R-type	10	AND	100100	and	000
R-type	10	OR	100101	or	001
R-type	10	set on less	101010	set on less	111

ALUOp	Funct field							Operation
	ALUOp1	ALUOp0	F5	F4	F3	F2	F1	
0	0	X	X	X	X	X	X	010
0	1	X	X	X	X	X	X	110
1	X	X	X	0	0	0	0	010
1	X	X	X	0	0	1	0	110
1	X	X	X	0	1	0	0	000
1	X	X	X	0	1	0	1	001
1	X	X	X	1	0	1	0	111

Truth table for ALU control bits

Recall Single-Cycle – Control Signals

Effect of control bits

Signal Name	Effect when deasserted	Effect when asserted
RegDst	The register destination number for the Write register comes from the rt field (bits 20-16)	The register destination number for the Write register comes from the rd field (bits 15-11)
RegWrite	None	The register on the Write register input is written with the value on the Write data input
ALUSrc	The second ALU operand comes from the second register file output (Read data 2)	The second ALU operand is the sign-extended, lower 16 bits of the instruction
Src	The PC is replaced by the output of the adder that computes the value of PC + 4	The PC is replaced by the output of the adder that computes the branch target
MemRead	None	Data memory contents designated by the address input are put on the first Read data output
MemWrite	None	Data memory contents designated by the address input are replaced by the value of the Write data input
MemtoReg	The value fed to the register Write data input comes from the ALU	The value fed to the register Write data input comes from the data memory

Instruction	RegDst	ALUSrc	MemtoReg	RegWrite	MemRead	MemWrite	Branch	ALUOp1	ALUOp0
R-format	1	0	0	1	0	0	0	1	0
lw	0	1	1	1	1	0	0	0	0
sw	X	1	X	0	0	1	0	0	0
beq	X	0	X	0	0	0	1	0	1


Pipeline Control

(نستعمل نفس المدخلات)

- Initial design – motivated by single-cycle datapath control – use the same control signals
- Observe:
 - No separate write signal for the PC as it is written every cycle
 - No separate write signals for the pipeline registers as they are written every cycle
 - No separate read signal for instruction memory as it is read every clock cycle
 - No separate read signal for register file as it is read every clock cycle
- Need to set control signals during each pipeline stage
- Since control signals are associated with components active during a single pipeline stage, can group control lines into five groups according to pipeline stage

Will be modified by hazard detection unit!!

Pipelined Datapath with Control (I)



Pipeline Control Signals

- There are five stages in the pipeline

- instruction fetch / PC increment
- instruction decode / register fetch
- execution / address calculation
- memory access
- write back


Nothing to control as instruction memory read and PC write are always enabled

Instruction	Execution/Address Calculation stage control lines				Memory access stage control lines			stage control lines	
	Reg Dst	ALU Op1	ALU Op0	ALU Src	Branch	Mem Read	Mem Write	Reg write	Mem to Reg
R-format	1	1	0	0	0	0	0	1	0
lw	0	0	0	1	0	1	0	1	1
sw	X	0	0	1	0	0	1	0	X
beq	X	0	1	0	1	0	0	0	X

Annotations: MUX at the bottom left; R-format at the bottom center; J mux at the bottom right; J mem to reg at the bottom right.


Pipeline Control Implementation

- Pass control signals along just like the data – extend each pipeline register to hold needed control bits for succeeding stages



- Note: The 6-bit funct field of the instruction required in the EX stage to generate ALU control can be retrieved as the 6 least significant bits of the immediate field which is sign-extended and passed from the IF/ID register to the ID/EX register

Pipelined Datapath with Control II




Control signals emanate from the control portions of the pipeline registers

Pipelined Execution and Control

- Instruction sequence:

lw \$10, 20(\$1)
 sub \$11, \$2, \$3
 and \$12, \$4, \$7
 or \$13, \$6, \$7
 add \$14, \$8, \$9


Label "before<i>" means i th instruction before lw



Pipelined Execution and Control

- Instruction sequence:

lw \$10, 20(\$1)
 sub \$11, \$2, \$3
 and \$12, \$4, \$7
 or \$13, \$6, \$7
 add \$14, \$8, \$9




Pipelined Execution and Control

Instruction sequence:

lw \$10, 20(\$1)
 sub \$11, \$2, \$3
 and \$12, \$4, \$7
 or \$13, \$6, \$7
 add \$14, \$8, \$9



Label "after<i>" means i-th instruction after add



Pipelined Execution and Control

Instruction sequence:

lw \$10, 20(\$1)
 sub \$11, \$2, \$3
 and \$12, \$4, \$7
 or \$13, \$6, \$7
 add \$14, \$8, \$9




Pipelined Execution and Control

- Instruction sequence:

lw \$10, 20(\$1) r_1
 sub \$11, \$2, \$3 w_1
 and \$12, \$4, \$7 w_1
 or \$13, \$6, \$7 w_1
 add \$14, \$8, \$9 w_1

r_1 (Dependence)
 إذا (dependence)
 Hazard (الخطأ)
 Forwarding (ال-forwarding)
 Control Signal (Control signal)
 (store) (source)
 (bus)
 (mem)




Revisiting Hazards

- So far our datapath and control have ignored hazards
- We shall revisit *data hazards* and *control hazards* and enhance our datapath and control to handle them in *hardware*...

ما يهدى به Data حذف (Data Hazard) \rightarrow
ما يهدى به Data حذف (Data Hazard)
ما يهدى به Data حذف (Data Hazard)
ما يهدى به Data حذف (Data Hazard)

Data Hazards and Forwarding


- Problem with starting an instruction before previous are finished:
 - data dependencies that go backward in time – called *data hazards*



Software Solution

- Have compiler guarantee never any data hazards!

- by rearranging instructions to insert independent instructions between instructions that would otherwise have a data hazard between them,
- or, if such rearrangement is not possible, insert nops




- Such compiler solutions may not always be possible, and nops slow the machine down


MIPS: nop = "no operation" = 00...0 (32bits) = sll \$0, \$0, 0


Hardware Solution: Forwarding

- Idea: use intermediate data, do not wait for result to be finally written to the destination register. Two steps:
 - Detect data hazard (هazard detection)
 - Forward intermediate data to resolve hazard



Pipelined Datapath with Control II (as before)





Hazard Detection

Hazard conditions:

- $EX/MEM.RegisterRd = ID/EX.RegisterRs$
- $EX/MEM.RegisterRd = ID/EX.RegisterRt$
- $MEM/WB.RegisterRd = ID/EX.RegisterRs$
- $MEM/WB.RegisterRd = ID/EX.RegisterRt$

- Eg., in the earlier example, first hazard between sub \$2, \$1, \$3 and and \$12, \$2, \$5 is detected when the and is in EX stage and the sub is in MEM stage because

- $EX/MEM.RegisterRd = ID/EX.RegisterRs = \2 (1a)

- Whether to forward also depends on:

- if the later instruction is going to write a register – if not, no need to forward, even if there is register number match as in conditions above
- if the destination register of the later instruction is \$0 – in which case there is no need to forward value (\$0 is always 0 and never overwritten)

Special Case

$Rd = Rf$

Read only (\$0) → Continue

(\$0) → Continue


(\$0) → Continue

mem → Pip → ALU → Pip → Reg

Data Forwarding

Plan:


- allow inputs to the ALU not just from ID/EX, but also later pipeline registers, and
- use multiplexors and control signals to choose appropriate inputs to ALU



Dependencies between pipelines move forward in time

Forwarding Hardware

Ex) $sw \$s1, 12(\$s1)$
 $add \$s2, \$s1, \$s3$




a. No forwarding Datapath before adding forwarding hardware

ادا دخلت الاوامر $sw \$s1, 12(\$s1)$ و $add \$s2, \$s1, \$s3$ في نفس الدورة
 فالثانية ستحتاج إلى مدخلات من المراحل السابقة
 ولذلك يتم تفريغ المدخلات من المراحل السابقة
 في المراحل الجديدة (Forwarding Hardware)
 ونلاحظ هنا ان المدخلات من المراحل السابقة
 هي المدخلات التي تم تفريغها من المراحل السابقة

حالات ممكنة:
 اجب بعنصر المدخلة
 او استبدل المدخلة
 او دع المدخلة كما هي

offset
 مصدر
 Ext.



b. With forwarding Datapath after adding forwarding hardware

Forwarding Hardware: Multiplexor Control

Mux control

ForwardA = 00

ForwardA = 10

ForwardA = 01

Source

ID/EX

EX/MEM

MEM/WB

Explanation

The first ALU operand comes from the register file

The first ALU operand is forwarded from prior ALU result

The first ALU operand is forwarded from data memory
 or an earlier ALU result

ForwardB = 00

ForwardB = 10

ForwardB = 01

ID/EX

EX/MEM

MEM/WB

The second ALU operand comes from the register file

The second ALU operand is forwarded from prior ALU result

The second ALU operand is forwarded from data memory
 or an earlier ALU result

Depending on the selection in the rightmost multiplexor
 (see datapath with control diagram)

Data Hazard: Detection and Forwarding

Forwarding unit determines multiplexor control according to the following rules:

EX hazard

if (EX/MEM.RegWrite = 1
and (EX/MEM.RegisterRd ≠ 0)
and (EX/MEM.RegisterRd = ID/EX.RegisterRs))
ForwardA = 10

if (EX/MEM.RegWrite
and (EX/MEM.RegisterRd ≠ 0)
and (EX/MEM.RegisterRd = ID/EX.RegisterRt))
ForwardB = 10

Forward A

if ($R_{S1} = 0$ and $R_S = R_{D2}$ and EX/MEM.Rw = 1) $F_A = 1$ (01)
if ($R_{S1} = 0$ and $R_S = R_{D3}$ and WB.Rw = 1) $F_A = 2$ (10)
else $F_A = 0$ (00)

Data Hazard: Detection and Forwarding

MEM hazard

if (MEM/WB.RegWrite
and (MEM/WB.RegisterRd ≠ 0)
and (EX/MEM.RegisterRd ≠ ID/EX.RegisterRs)
and (MEM/WB.RegisterRd = ID/EX.RegisterRs))
ForwardA = 01

if (MEM/WB.RegWrite
and (MEM/WB.RegisterRd ≠ 0)
and (EX/MEM.RegisterRd ≠ ID/EX.RegisterRt)
and (MEM/WB.RegisterRd = ID/EX.RegisterRt))
ForwardB = 01


This check is necessary, e.g., for sequences such as add \$1, \$1, \$2; add \$1, \$1, \$3; add \$1, \$1, \$4; (array summing?), where an earlier pipeline (EX/MEM) register has more recent data

Forwarding

- Execution example (cont.):

$\leq \text{sub } \$2, \$1, \$3$
 $\leq \text{and } \$4, \$2, \$5$
 $\leq \text{or } \$4, \$4, \$2$
 $\leq \text{add } \$9, \$4, \$2$

two bubble
two bubble
two bubble



Clock cycle 5

Clock 5

after<1>

after<2>

Clock cycle 6

Clock 6

chng

No bubble (F. 6)

bubble (F. 6)

(جاءت بـ F. 6)

Data Hazards and Stalls

(Defeat 11-15 hazards)
Bubble (load imm.)
Bubble (F.U.)

Load word can still cause a hazard:

- an instruction tries to read a register following a load instruction that writes to the same register

11/12 (Hazard Detection unit)


$lw \$2, 20(\$1)$
 $\text{and } \$4, \$2, \$5$
 $\text{or } \$8, \$2, \$6$
 $\text{add } \$9, \$4, \$2$
 $\text{sll } \$1, \$6, \$7$

As even a pipeline dependency goes backward in time forwarding will not solve the hazard

$S = P$


Decoding stage
Bubble (load imm.)

Memory stage
Bubble (load imm.)



- therefore, we need a hazard detection unit to stall the pipeline after the load instruction

Pipelined Datapath with Control II (as before)



لهم انت أراك الله يناديك بآياتك

وأنت لا تدركها

فلا تكن من الظالمين

①

load use

data hazard

②

Hazard Detection Logic to Stall

- Hazard detection unit implements the following check if to stall

if (ID/EX.MemRead = 1) // if the instruction in the EX stage is a load...
 and ((ID/EX.RegisterRt = IF/ID.RegisterRs) // and the destination register
 or (ID/EX.RegisterRt = IF/ID.RegisterRt)) // matches either source register
 of the instruction in the ID stage, then...

stall the pipeline

Condition

stall

ما يتحقق

memory write

(Load use = hazard or memory Read)


Mechanics of Stalling

كيف يُبيّن اختبار
رصة بمن اعاده cycle

- If the check to stall verifies, then the pipeline needs to stall only 1 clock cycle after the load as after that the forwarding unit can resolve the dependency
- What the hardware does to stall the pipeline 1 cycle:
 - does not let the IF/ID register change (disable write!) – this will cause the instruction in the ID stage to repeat, i.e., stall
 - therefore, the instruction, just behind, in the IF stage must be stalled as well – so hardware does not let the PC change (disable write!) – this will cause the instruction in the IF stage to repeat, i.e., stall
 - changes all the EX, MEM and WB control fields in the ID/EX pipeline register to 0, so effectively the instruction just behind the load becomes a nop – a bubble is said to have been inserted into the pipeline
 - note that we cannot turn that instruction into an nop by 0ing all the bits in the instruction itself – recall nop = 00...0 (32 bits) – because it has already been decoded and control signals generated

(أو طرق آخر أهلاً بـ PC مابعد (٤) متى يرجع بعد Fetch لعنصر ما من الذاكرة
صباً - المفهوم نفسه الركيزة bubble)


Hazard Detection Unit



Datapath with forwarding hardware, the hazard detection unit and controls wires – certain details, e.g., branching hardware are omitted to simplify the drawing

Stalling Resolves a Hazard

- Same instruction sequence as before for which forwarding by itself could not resolve the hazard:




Hazard detection unit inserts a 1-cycle bubble in the pipeline, after which all pipeline register dependencies go forward so then the forwarding unit can handle them and there are no more hazards

Stalling

- Execution example:

```
lw $2, 20($1)
and $4, $2, $5
or $4, $4, $2
add $9, $4, $2
```




Stalling


- Execution example (cont.):

lw \$2, 20(\$1)
and \$4, \$2, \$5
or \$4, \$4, \$2
add \$9, \$4, \$2

Clock cycle 4
Clock 4



Clock cycle 5
Clock 5




Stalling

- Execution example (cont.):


lw \$2, 20(\$1)
and \$4, \$2, \$5
or \$4, \$4, \$2
add \$9, \$4, \$2

Clock cycle 6
Clock 6



$8 + 1$ (bubble)

Clock cycle 7
Clock 7



البيانات من المدخلات

Branch Taken

Branch not taken

Control (or Branch) Hazards

Control Hazard = Branch Position

- Problem with branches in the pipeline we have so far is that the *branch decision is not made till the MEM stage* – so what instructions, if at all, should we insert into the pipeline following the branch instructions?
- Possible solution: *stall* the pipeline till branch decision is known
 - not efficient, slow the pipeline significantly!
- Another solution: *predict* the branch outcome
 - e.g., always predict *branch-not-taken* – continue with next *sequential instructions*
 - if the prediction is wrong have to *flush* the pipeline behind the branch – discard instructions already fetched or decoded – and *continue execution at the branch target*

Doing Better than Stalling Fetch

- Rather than waiting for true-dependence on PC to resolve, just guess $\text{nextPC} = \text{PC} + 4$ to keep fetching every cycle
 - Is this a good guess? not taken
 - What do you lose if you guessed incorrectly?

$$\begin{aligned} \text{Prediction not taken} &= 50\% \times 20\% = 10\% \\ \text{not taken} &= 90\% \times 20\% = 18\% \end{aligned}$$

- ~20% of the instruction mix is control flow

~50% of "forward" control flow (i.e., if-then-else) is taken

~90% of "backward" control flow (i.e., loop back) is taken

Overall, typically ~70% taken and ~30% not taken

[Lee and Smith, 1984]

- Expect " $\text{nextPC} = \text{PC} + 4$ " ~86% of the time, but what about the remaining 14%?

More Sophisticated Direction Prediction

- Compile time (static)


- Always not taken
- Always taken
- BTFN (Backward taken, forward not taken)
- Profile based (likely direction)
- Program analysis based (likely direction)

- Run time (dynamic)

- Last time prediction (single-bit)
- Two-bit counter based prediction
- Two-level prediction (global vs. local)
- Hybrid

92

Predicting Branch-not-taken: Misprediction delay



The outcome of branch taken (prediction wrong) is decided only when **beq** is in the MEM stage, so the following three sequential instructions already in the pipeline have to be flushed and execution resumes at 1w

$$(\text{Branch } \text{Bn:1w} = 3 \text{ which } \text{cyo} \quad | \quad 3 \text{ cy cle})$$

Optimizing the Pipeline to Reduce Branch Delay


- Move the branch decision from the MEM stage (as in our current pipeline) earlier to the ID stage
 - calculating the branch target address involves moving the branch adder from the MEM stage to the ID stage – inputs to this adder, the PC value and the immediate fields are already available in the IF/ID pipeline register
 - calculating the branch decision is efficiently done, e.g., for equality test, by XORing respective bits and then ORing all the results and inverting, rather than using the ALU to subtract and then test for zero (when there is a carry delay)
 - with the more efficient equality test we can put it in the ID stage without significantly lengthening this stage – remember an objective of pipeline design is to keep pipeline stages balanced
 - we must correspondingly make additions to the forwarding and hazard detection units to forward to or stall the branch at the ID stage in case the branch decision depends on an earlier result

Delayed Branching (I)


- Change the semantics of a branch instruction
 - Branch after N instructions
 - Branch after N cycles
- Idea: Delay the execution of a branch. N instructions (delay slots) that come after the branch are always executed regardless of branch direction.
- Problem: How do you find instructions to fill the delay slots?
 - Branch must be independent of delay slot instructions
- Unconditional branch: Easier to find instructions to fill the delay slot
- Conditional branch: Condition computation should not depend on instructions in delay slots → difficult to fill the delay slot

Delayed Branching (II)

Normal code:




Timeline:




A Fetch, cycle 0
 cycle 1 BC(ex) A ex
 cycle 2 C B ex
 cycle 3 BC C ex
 BC --
 bubble G --
 Taken
 6 cycles

Delayed branch code:



Timeline:



A
 C A
 Branch BC C
 BC
 G B
 Branch
 5 cycles

96


(bubble) دمية

Fancy Delayed Branching (III)


- Delayed branch with squashing (In SPARC)

- If the branch falls through (not taken), the delay slot instruction is not executed
- Why could this help?


Normal code:



Delayed branch code:



Delayed branch w/ squashing:



Delayed Branching (IV)

- Advantages:

+ Keeps the pipeline full with useful instructions in a simple way assuming

1. Number of delay slots == number of instructions to keep the pipeline full before the branch resolves (branch delay slot cycle) مثلاً إذا كان هناك فجوة في التنفيذ، فلن يتم تعبئتها بـ delay slot، مما يزيد من وقت التنفيذ.

2. All delay slots can be filled with useful instructions

- Disadvantages:

-- Not easy to fill the delay slots (even with a 2-stage pipeline)

1. Number of delay slots increases with pipeline depth, superscalar execution width


2. Number of delay slots should be variable with variable latency operations. Why?

-- Ties ISA semantics to hardware implementation

-- SPARC, MIPS, HP-PA: 1 delay slot

-- What if pipeline implementation changes with the next design?

An Aside: Filling the Delay Slot



Reducing Branch Delay


- Move hardware to determine outcome to ID stage

- Target address adder
- Register comparator

- Example: branch taken

```


36: sub $10, $4, $8
40: beq $1, $3, 7
44: and $12, $2, $5
48: or $13, $2, $6
52: add $14, $4, $2
56: slt $15, $6, $7
...
72: lw $4, 50($7)
    
```



Chapter 4 — The Processor — 100

Data Hazards for Branches

- If a comparison register is a destination of 2nd or 3rd preceding ALU instruction




- Can resolve using forwarding




Data Hazards for Branches

- If a comparison register is a destination of preceding ALU instruction or 2nd preceding load instruction
 - Need 1 stall cycle




Flushing on Misprediction

- Same strategy as for stalling on load-use data hazard...
- Zero out all the control values (or the instruction itself) in pipeline registers for the instructions following the branch that are already in the pipeline – effectively turning them into nops so they are flushed
 - in the optimized pipeline, with branch decision made in the ID stage, we have to flush only one instruction in the IF stage – the branch delay penalty is then only one clock cycle



Optimized Datapath for Branch



Branch decision is moved from the MEM stage to the ID stage – simplified drawing not showing enhancements to the forwarding and hazard detection units

b7 branch not taken
predicative not taken

Pipelined Branch

- Execution example:

36 sub \$10, \$4, \$8
 40 beq \$1, \$3, 7
 44 and \$12, \$2, \$5
 48 or \$13, \$2, \$6
 52 add \$14, \$4, \$2
 56 sllt \$15, \$6, \$7
 ...
 72 lw \$4, 50(\$7)

Clock cycle 3



Optimized pipeline with only one bubble as a result of the taken branch

Clock cycle 4



Impact of Stall on Performance

- Each stall cycle corresponds to 1 lost ALU cycle
- For a program with N instructions and S stall cycles,
$$\text{Average CPI} = \frac{(N+S)}{N}$$
- S depends on
 - frequency of RAW dependences
 - exact distance between the dependent instructions
 - distance between dependences

106

Simple Example: Comparing Performance I

- Compare performance for single-cycle, multicycle, and pipelined datapaths using the gcc instruction mix
 - assume 2 ns for memory access, 2 ns for ALU operation, 1 ns for register read or write
 - assume gcc instruction mix [23% loads, 13% stores, 19% branches, 2% jumps, 43% ALU]
for pipelined execution assume
 - 50% of the loads are followed immediately by an instruction that uses the result of the load (load-use hazard)
 - 25% of branches are mispredicted (branch misprediction hazard)
 - branch delay on misprediction is 1 clock cycle
 - jumps always incur 1 clock cycle delay so their average time is 2 clock cycles

Simple Example: Comparing Performance II

- Single-cycle (p. 373): average instruction time 8 ns

Cycle period = $2 + 1 + 2 + 2 + 1 = 8 \text{ ns}$

CPI = 1

No Hazards

$$\text{Clock per instr.} = \frac{\text{load}}{\text{instr.}} = 8 \text{ ns}$$

$$\frac{\text{Execution time}}{\text{Instruction}} = \frac{\text{Inst} \times 8 \text{ ns}}{\text{Instr}}$$

- Multicycle (p. 397): average instruction time 8.04 ns

Cycle period = $\max(2, 1, 2, 2, 1) = 2 \text{ ns}$

No Hazards

CPI = 5.4

LD, Rtype, J

SW, Rtype

Br, J

average instruction time

$= 0.23 * 10 + 0.13 * 8 + 0.19 * 6 + 0.02 * 6 + 0.43 * 8$

$= 8.04$

Weighted Avg

CPI (latency)

Branch

Store

Load

Assume ideal CPI 1 ALU over inst 1.5

* for Jumps *

Simple Example: Comparing Performance III

Pipelined:

- loads use 1 cc (clock cycle) when no load-use dependency and 2 cc when there is dependency – given 50% of loads are followed by dependency the average cc per load is $1.5 = \frac{1 \text{ (In)} + 2 \text{ (Out)}}{1+2} = 1.5$
- stores use 1 cc each
- branches use 1 cc when predicted correctly and 2 cc when not – given 25% misprediction average cc per branch is 1.25

$\text{CPI} = .25 * 2 + .75 * 1 = 1.25$

jumps use 2 cc each

ALU instructions use 1 cc each

therefore, average CPI is

$1.5 \times 23\% + 1 \times 13\% + 1.25 \times 19\% + 2 \times 2\% + 1 \times 43\% = 1.18$

therefore, average instruction time is $1.18 \times 2 = 2.36 \text{ ns}$

Throughput = 1
Instruction = 1

Cycle time (ns)
Ideal CPI = 2 ns

AU Inst time
Ideal CPI = 2 ns
 $\frac{2.3}{2} = 1.15$
المساحة ضوئياً

Performance Analysis

(Prediction)

- correct guess \Rightarrow no penalty
- incorrect guess \Rightarrow 2 bubbles
- Assume
 - no data hazards

20% control flow instructions (80% taken)
70% of control flow instructions are taken

$$E CPI = [1 + (0.20 * 0.7) * 2] = 1.28$$
$$E \text{Eff. CPI} = [1 + 0.14 * 2] = 1.28$$

probability of a wrong guess

penalty for a wrong guess

Can we reduce either of the two penalty terms?

110

penalty = املاك لغاء المعاشر


Add + Complete \rightarrow Add + Sync

Computer Organization

Slide Sources: Patterson & Hennessy COD book site
(copyright Morgan Kaufmann)
adapted and supplemented

COD Ch. 7

Large and Fast: Exploiting Memory Hierarchy



Memories: Review

DRAM (Dynamic Random Access Memory): value is stored as a charge on capacitor that must be periodically refreshed, which is why it is called dynamic. DRAM is used for main memory.


SRAM (Static Random Access Memory):

value is stored on a pair of inverting gates that will exist indefinitely as long as there is power, which is why it is called static.

very fast but takes up more space than DRAM - 4 to 6 transistors per bit.

used for cache

cost (النفقة) = size (حجم) * speed (سرعة) * power (قدرة) * time (وقت)



Memory Hierarchy

- Users want large and fast memories...


▪ expensive and they don't like to pay...

- Make it seem like they have what they want...

▪ memory hierarchy

▪ hierarchy is inclusive, every level is subset of lower level

▪ performance depends on hit rates



Locality

- Locality is a principle that makes having a memory hierarchy a good idea


If an item is referenced then because of temporal locality: it will tend to be again referenced soon

e.g., instructions in a loop, induction variables

If an item is referenced then because of spatial locality: nearby items will tend to be referenced soon

E.g., sequential instruction access, array data

why does code have locality - consider instruction and data?



Hit and Miss

$$\text{mem.} \quad \frac{X}{\text{إذا كانت المرة متصدة}} + \frac{1-X}{\text{إذا كانت المرة غير متصدة}} = \text{كل ما كان له Hit rate أصل اكتسابه من حذفه}$$

- Focus on any two adjacent levels – called, **upper** (closer to CPU) and **lower** (farther from CPU) – in the memory hierarchy, because each block copy is always between two adjacent levels

Terminology:

- block:** minimum unit of data to move between levels
- hit:** data requested is in upper level
- miss:** data requested is not in upper level
- hit rate:** fraction of memory accesses that are hits (i.e., found at upper level)
- miss rate:** fraction of memory accesses that are not hits

$$\text{miss rate} = 1 - \text{hit rate}$$

- hit time:** time to determine if the access is indeed a hit + time to access and deliver the data from the upper level to the CPU
- miss penalty:** time to determine if the access is a miss + time to replace block at upper level with corresponding block at lower level + time to deliver the block to the CPU

صريح بـ miss يكلفنا مالا يغتنى
أداة تطلب بـ miss من الـ Cache
الـ Cache (upper level)
عده سلسلة أصابع الـ Address
upper

Caches

By simple example

(٤٨)

- assume **block size = one word of data**

عند محاولة الوصول إلى Xn
نجد محتوى خالٍ (miss)

Cache
X4
X1
Xn - 2
Xn - 1
X2
(Cache) blocks
X3

a Before the reference to Xn

Cache
X4
X1
Xn - 2
Xn - 1
X2
Xn
X3

b After the reference to Xn

(load, stor)
CPU

Reference to Xn
causes miss so
it is fetched from
memory


* أول شيء يجيء عند (Cache) موجود في
كشاد (Cache) يدعوه (Search) أو (Search for address)
إذا لم يوجد في (Cache) أو (Search) (lower level)
فهي تذهب إلى (Memory) وهي تأخذ (Cache) (Memory)
كل محتوى أحد (Cache) واحد (Memory) (Cache) (Memory)
صاد (Cache) من مكانه

- Issues:

- how do we know if a data item is in the cache?
- if it is, how do we find it?
- if not, what do we do?

- Solution depends on **cache addressing scheme...**

Cache Design Rules



Chapter 5 — Large and Fast: Exploiting Memory Hierarchy — 8

Direct Cache Example

$$1 \text{ way} = 1 \text{ way} \Rightarrow \boxed{\text{set size} = 1} \quad [\# \text{sets} = \# \text{blocks}]$$

- A cache is direct-mapped and has 64 KB data. Each block contains 32 bytes. The address is 32 bits wide. What are the sizes of the tag, index, and block offset fields?
 - offset = $\log_2(\text{size block})$
 - index = $\log_2(\# \text{sets}) \Rightarrow \# \text{sets} = \# \text{of block}$
 - $\# \text{block} = \frac{\text{size cache}}{\text{size block}} = \frac{64 \text{ KB}}{32 \text{ bytes}} = 2^{16} / 2^5 = 2^5 = 32 \text{ blocks}$
- # bits in block offset = 5 (since each block contains 2^5 bytes)
- # blocks in cache = $64 \times 1024 / 32 = 2048 \text{ blocks}$
 - So # bits in index field = 11 (since there are 2^{11} blocks)
- # bits in tag field = $32 - 5 - 11 = 16$ (the rest!)

K-way Cache Example

Size S_{AR} = 4 blocks
4 blocks

- A cache is 4-way set-associative and has 64 KB data. Each block contains 32 bytes. The address is 32 bits wide. What are the sizes of the tag, index, and block offset fields?

$$off = \log_2 32 = 5$$

- # bits in block offset = 5 (since each block contains 2^5 bytes)
- # blocks in cache = $64 \times 1024 / 32 = 2048 (2^{11})$
- # sets in cache = $2048 / 4 = 512 (2^9)$ sets (a set is $4^{11}/2^2 = 2^9 = 512$ blocks kept in the cache for each index)
 - So # bits in index field = 9
- # bits in tag field = $32 - 5 - 9 = 18$

Tags and Valid Bits

Chapter 5 — Large and Fast: Exploiting Memory Hierarchy — 10



How do we know which particular block is stored in a cache location?

- Store block address as well as the data
- Actually, only need the high-order bits
- Called the tag


What if there is no data in a location?

- Valid bit: 1 = present, 0 = not present
- Initially 0

Direct Mapped Cache

Addressing scheme in *direct mapped cache*:

- cache block address = memory block address mod cache size (unique)
- if cache size = 2^m , cache address = lower m bits of n -bit memory address
- remaining upper $n-m$ bits kept as *tag bits* at each cache block
- also need a *valid bit* to recognize valid entry



- 8-blocks, 1 word/block, direct mapped

- Initial state, Mem=32 words (or blocks)

Index	Valid (bit)	Tag	Data
000	N (not valid)		
001	N		
010	N		
011	N		
100	N		
101	N		
110	N		
111	N		

= Cache

8 Block of data

لكل حاسب اتنين

كانت تسمى

8 Block Data + 8 Tag

+ 8 Valid bit

8 Addresses

Addresses

Cache Example

Word addr	Binary addr	Hit/miss	Cache block
address 22 (Tag)	10 110 index	Miss	110
Index	V	Tag	Data
000	N		
001	N		
010	N		
011	N		
100	N		
101	N		
110	Y	10	Mem[10110]
111	N		

Handwritten notes:

- 22 % 8 = 6 (mod) \Rightarrow index = 6 (3 bits)
- index = 6 (3 bits) \Rightarrow 110 (3 bits mod 8)
- Cache miss (no valid) \Rightarrow Mem[10110]
- Cache hit (Valid) \Rightarrow Mem[10110]
- Cache capacity miss \Rightarrow Mem[10110]
- Cache conflict miss \Rightarrow Mem[10110]

Chapter 5 — Large and Fast: Exploiting Memory Hierarchy — 14

Cache Example

3 C's \rightarrow
 1. Col. access miss
 2. capacity miss
 3. conflict miss

Word addr	Binary addr	Hit/miss	Cache block
26	11 010	Miss	010
Index	V	Tag	Data
000	N		
001	N		
010	Y (no)	11	Mem[11010]
011	N		
100	N		
101	N		
110	Y	10	Mem[10110]
111	N		

Handwritten notes:

- 26 % 8 = 2 (index)
- 11 Tag (3) = 2 (index)
- Cache miss (no valid) \Rightarrow Mem[11010]
- Cache capacity miss \Rightarrow Mem[11010]
- Cache conflict miss \Rightarrow Mem[11010]
- Cache miss (Col. access miss) \Rightarrow Mem[11010]
- Cache miss (Col. access miss) \Rightarrow Mem[11010]
- Cache miss (Col. access miss) \Rightarrow Mem[11010]

Chapter 5 — Large and Fast: Exploiting Memory Hierarchy — 15

Cache Example

تاج Cache شیخ خانه شیخ تاج
Hit in $U=1$ address \rightarrow میں (جاش) تاج

Word addr	Binary addr	Hit/miss	Cache block
22 22:26	10110	Hit	110
26 26:8	11010	Hit	010

Hit \rightarrow Address میں تاج میں تاج
Cache سے my tag
 $U=1$ را
میں (جاش) mom
پھر اسی کو لے جو
پس پڑے Cache in the buffer

Index	V	Tag	Data
000	N		
001	N		
010	Y $U=1$	11	Mem[11010] ✓
011	N		
100	N		
101	N		
110	Y $U=1$	10	Mem[10110] ✓
111	N		



Cache Example

Word addr	Binary addr	Hit/miss	Cache block
16 16:8 = 0	10000	Miss	000
3 3:8 = 0	00011	Miss	011
16	10000	Hit ✓	000

Index	V	Tag	Data
000	Y	10	Mem[10000] (cold miss)
001	N		
010	Y	11	Mem[11010]
011	Y	00	Mem[00011] (cold miss)
100	N		
101	N		
110	Y	10	Mem[10110]
111	N		

کوئی میں
عیلہ تبلیغ
عین دل دل دل
کار پار اسے

Cache Example

Word addr	Binary addr	Hit/miss	Cache block
18 $18/8=2$	10/010	Miss	010

مطلب ١ hit ؟ ؛ إذاً اتحقق الشرط الثاني فهو صحيح فجهاز الـ Cache يعطي انتقال مدعى صحيح

→ دالة بدل كل ما ينفع (Mem) كـ 11010 دالة بدل كل ما ينفع (Mem) كـ 11010

(11) tag

وعدد (10)

منت متاسب

اذاً مع (tag)

Conflict

كما في الـ Direct

دالة بدل كل ما ينفع

مطلب ٢ معرفة من

الـ tag صدرت الفكرة

صيغة الجبرية

Index	V	Tag	Data
000	Y	10	Mem[10000]
001	N		
010	Y	10	Mem[10010]
011	Y	00	Mem[00011]
100	N		
101	N		
110	Y	10	Mem[10110]
111	N		

Conflict miss


Miss : Tag mismatch



Direct Mapped Cache

$$\text{tag} = 32 - 10 - 2$$

- MIPS style:



Cache Read Hit/Miss

- Cache inst. in Fetch / or (Cache read hit. no action needed)


- Instruction cache read miss:

- Send original PC value (current PC - 4, as PC has already been incremented in first step of instruction cycle) to memory
- Instruct main memory to perform read and wait for memory to complete access - stall on read
- After read completes write cache entry
- Restart instruction execution at first step to refetch instruction

- Data cache read miss:

- Similar to instruction cache miss
- To reduce data miss penalty allow processor to execute instructions while waiting for the read to complete until the word is required - stall on use (why won't this work for instruction misses?)

DECStation 3100 Cache (MIPS R2000 processor)



Cache Write Hit/Miss


(بدي انتي داد) inst. mem.
مكتبه داد mem.
اتمار بدي اعير Ex. (Store inst.) SW

Write-through scheme

- on write hit: replace data in cache and memory with every write hit to avoid inconsistency
- on write miss: write the word into cache and memory - obviously no need to read missed word from memory!
- Write-through is slow because of always required memory write
 - performance is improved with a write buffer where words are stored while waiting to be written to memory - processor can continue execution until write buffer is full
 - when a word in the write buffer completes writing into main that buffer slot is freed and becomes available for future writes
 - DEC 3100 write buffer has 4 words


Write-back scheme

- write the data block only into the cache and write-back the block to main only when it is replaced in cache
- more efficient than write-through, more complex to implement



Direct Mapped Cache: Taking Advantage of Spatial Locality

Taking advantage of spatial locality with larger blocks:



Direct Mapped Cache: Taking Advantage of Spatial Locality

- Cache replacement in large (multiword) blocks:
- word read miss: read entire block from main memory
 - word write miss: cannot simply write word and tag!
 - Why?!
 - writing in a write-through cache:
 - if write hit, i.e., tag of requested address and cache entry are equal, continue as for 1-word blocks by replacing word and writing block to both cache and memory
 - if write miss, i.e., tags are unequal, fetch block from memory, replace word that caused miss, and write block to both cache and memory
 - therefore, unlike case of 1-word blocks, a write miss with a multiword block causes a memory read


Direct Mapped Cache: Taking Advantage of Spatial Locality

- Miss rate falls at first with increasing block size as expected, but, as block size becomes a large fraction of total cache size, miss rate may go up because

there are few blocks

competition for blocks increases

blocks get ejected before most of their words are accessed (thrashing in cache)



Cache حفـظ
Block Size حـجـم الـبـلـوك
miss rate نـسـفـة

Example Problem

- How many total bits are required for a direct-mapped cache with 128 KB of data and 1-word block size, assuming a 32-bit address?

$$w = 4B \quad m = 15$$

$2^7 \times 2^{10} = 2^{17}$ words

$2^{17} / 2^2 = 2^{15}$

$\log_2 2^{15} = 15$ index

- Cache data = 128 KB = 2^{17} bytes = 2^{15} words = 2^{15} blocks

- Cache entry size = block data bits + tag bits + valid bit

$$= 32 + (32 - 15 - 2) + 1 = 48 \text{ bits}$$

one bit
تكتب بـ 48

- Therefore, cache size = $2^{15} \times 48$ bits = 1.5 MB

$$2^{15} \times (1.5 \times 32) \text{ bits} = 1.5 \times 2^{20} \text{ bits} = 1.5 \text{ Mbits}$$

$2^{15} \times (48 \times 32 \text{ bits})$
 $= 2^{15} \times (1.5 \times 32) \text{ bits}$
 $15 \times 5 \times 1.5 \text{ bits}$
 $2^4 \cdot 1.5 \text{ bits}$

- data bits in cache = $128 \text{ KB} \times 8 = 1 \text{ Mbits}$
- total cache size/actual cache data = 1.5

(Range over head) (Actual data over head)

$$\therefore \left(\frac{56.1}{2} \right) \text{ bits}$$

56.1
2
over head

Example Problem

- How many total bits are required for a direct-mapped cache with 128 KB of data and 4-word block size, assuming a 32-bit address?

$$2^4 = 4B \quad m = 2$$

$$17 / 4 = 13$$

(13) 4 جزء ind en دو

- Cache size = 128 KB = 2^{17} bytes = 2^{15} words = 2^{13} blocks

- Cache entry size = block data bits + tag bits + valid bit

$$= 128 + (32 - 13 - 2 - 2) + 1 = 144 \text{ bits}$$

- Therefore, cache size = $2^{13} \times 144$ bits = $2^{13} \times (1.25 \times 128)$ bits = 1.25×2^{20} bits = 1.25 Mbits

- data bits in cache = $128 \text{ KB} \times 8 = 1 \text{ Mbits}$


- total cache size/actual cache data = 1.25

ممسوحة ضوئياً بـ CamScanner

المساحة الممسوحة ضوئياً بـ CamScanner

Example Problem

Consider a cache with 64 blocks and a block size of 16 bytes. What block number does byte address 1200 map to?



As block size = 16 bytes:

$$\text{byte address } 1200 \Rightarrow \text{block address } \lfloor 1200/16 \rfloor = 75$$

As cache size = 64 blocks:

$$\text{block address } 75 \Rightarrow \text{cache block } (75 \bmod 64) = 11$$

Byte → Block → Cache

~~75~~ 75%

~~64~~ 75 ~~64~~

~~75~~

Improving Cache Performance

مختصر مفهوم القراءة (Read only) \rightarrow Cache perf.

- Use split caches for instruction and data because there is more spatial locality in instruction references:

Program	Block size in words	Instruction miss rate	Data miss rate	Effective combined miss rate
gcc	1	6.1%	2.1%	5.4%
	4	2.0%	1.7%	1.9%
spice	1	1.2%	1.3%	1.2%
	4	0.3%	0.6%	0.4%


Miss rates for gcc and spice in a MIPS R2000 with one and four word block sizes

line \rightarrow memory \rightarrow word \rightarrow bit

- Cache \rightarrow Make reading multiple words (higher bandwidth) possible by increasing physical or logical width of the system...

word \rightarrow byte \rightarrow bit

Improving Cache Performance by Increasing Bandwidth



Performance

- Simplified model assuming equal read and write miss penalties:

$$\begin{aligned} \text{CPU time} &= (\text{execution cycles} + \text{memory stall cycles}) \times \text{cycle time} \\ \text{memory stall cycles} &= \text{memory accesses} \times \text{miss rate} \times \text{miss penalty} \end{aligned}$$

Accesses per Cache miss

Latency (LW)

Memory access time (Latency)

- Therefore, two ways to improve performance in cache:
 - decrease miss rate
 - decrease miss penalty
 - what happens if we increase block size?

! locality \Rightarrow miss Rate \rightarrow miss Penalty

Example Problems

- Assume for a given machine and program:

- instruction cache miss rate 2% $\frac{\text{hit rate}}{\text{miss rate}} = \frac{98\%}{2\%} = 98.7$.
- data cache miss rate 4% $\frac{\text{hit rate}}{\text{miss rate}} = \frac{96\%}{4\%} = 96.1$.
- miss penalty always 40 cycles (دالة العتبة المئوية) (رسفه)
- CPI of 2 without memory stalls $= 2$ (CPI)
- frequency of load/stores 36% of instructions

- How much faster is a machine with a perfect cache that never misses?
- What happens if we speed up the machine by reducing its CPI to 1 without changing the clock rate?
برد اینکار $\Rightarrow \underline{\underline{\text{CPI}}} = 1$
- What happens if we speed up the machine by doubling its clock rate, but if the absolute time for a miss penalty remains same?
 $\frac{\text{Freq}}{\underline{\underline{\text{Clock}}} \times 2} = \underline{\underline{80 \text{ cycles}}}$

Solution

Assume instruction count = I

$$\text{CPI} = 0.8 + \frac{I}{\text{cycles}}$$

$$\text{Instruction miss cycles} = I \times 2\% \times 40 = [0.8 \times I]$$

$$\text{Data miss cycles} = I \times 36\% \times 4\% \times 40 = [0.576 \times I]$$

$$\text{So, total memory-stall cycles} = 0.8 \times I + 0.576 \times I = [1.376 \times I]$$

- in other words, 1.376 stall cycles per instruction

$$\text{Therefore, CPI with memory stalls} = 2 + 1.376 = [3.376]$$


Assuming instruction count and clock rate remain same for a perfect cache and a cache that misses:

CPU time with stalls / CPU time with perfect cache

$$= 3.376 / 2 = 1.688$$

$$\text{miss rate} = \frac{\text{misses}}{\text{instructions}} = \frac{1.376}{I}$$


Performance with a perfect cache is better by a factor of 1.688



Solution (cont.)

2.

- $\text{CPI \ without \ stall} = \underline{\underline{1}}$
- $\text{CPI \ with \ stall} = 1 + \underline{\underline{1.376}} = \boxed{2.376}$
 - (clock has not changed so stall cycles per instruction remains same)
- CPU time with stalls / CPU time with perfect cache
 - = CPI with stall / CPI without stall
 - = 2.376
- Performance with a perfect cache is better by a factor of 2.376
 - جاء اثر دسیس (miss) کا ایسا اثر نہیں کہ اس سے ایسا اثر نہیں جائے (miss) کا اثر ایسا اثر نہیں کہ اس سے ایسا اثر نہیں جائے
- Conclusion: with higher CPI cache misses "hurt more" than with lower CPI



Solution (cont.)


3.

- With doubled clock rate, miss penalty = $2 \times 40 = \underline{\underline{80}}$ clockcycles
- Stall cycles per instruction =
$$(\underline{I} \times \underline{2\%} \times \underline{80}) + (\underline{I} \times \underline{36\%} \times \underline{4\%} \times \underline{80}) = \boxed{2.752 \times I}$$
- faster machine with cache miss has CPI = $2 + 2.752 = \underline{\underline{4.752}}$
- CPU time with stalls / CPU time with perfect cache
 - = CPI with stall / CPI without stall
 - = 4.752 / 2 ≠ 2.376
- Performance with a perfect cache is better by a factor of 2.376
- Conclusion: with higher clock rate cache misses "hurt more" than with lower clock rate


Decreasing Miss Rates with Associative Block Placement

- Direct mapped:** one unique cache location for each memory block
- cache block address = memory block address mod cache size
- Fully associative:** each memory block can locate anywhere in cache
- all cache entries are searched (in parallel) to locate block
- Set associative:** each memory block can place in a unique set of cache locations – if the set is of size n it is n-way set-associative
- cache set address = memory block address mod num of sets in cache
 - all cache entries in the corresponding set are searched (in parallel) to locate block
- Increasing degree of associativity**
- reduces miss rate
 - increases hit time because of the parallel search and then fetch

Decreasing Miss Rates with Associative Block Placement



Decreasing Miss Rates with Associative Block Placement



Configurations of an 8-block cache with different degrees of associativity

Example Problems

[1 word = block \Rightarrow 1 جهاز]

- Find the number of misses for a cache with four 1-word blocks given the following sequence of memory block accesses:

1. direct mapped (one way) (Cache 1) (جهاز 1) (block address) (لوجو، رسم) (mem address) (block address)

for each of the following cache configurations (mem address) (block address)

1. direct mapped (one way) (Cache 1) (جهاز 1) (block address) (لوجو، رسم) (mem address) (block address)

2. 2-way set associative (use LRU replacement policy) (mem address) (block address)

3. fully associative (4 ways) (mem address) (block address)

- Note about LRU replacement

in a 2-way set associative cache LRU replacement can be


implemented with one bit at each set whose value indicates the mostly recently referenced block

(conflict miss) (capacity miss) (miss) (bit) (Cache 1) (mem address) (block address) (LRU) (mostly recently referenced block)

Solution

- 1 (direct-mapped)

Block address	Cache block
0	0 ($= 0 \bmod 4$)
6	2 ($= 6 \bmod 4$)
8	0 ($= 8 \bmod 4$)



Block address translation in direct-mapped cache

Address of memory	Hit or miss	Contents of cache blocks after reference
block accessed	miss	0 1 2 3
0	miss	Memory[0]
8	miss	Memory[8]
0	miss	Memory[0]
6	miss	Memory[0]
8	miss	Memory[8]

Cache contents after each reference – red indicates new entry added

- 5 misses


$$5 \text{ misses} \times 0 \text{ hit} = \\ \text{miss}$$

Solution (cont.)

- 2 (two-way set-associative)

Block address	Cache set
0	0 ($= 0 \bmod 2$)
6	0 ($= 6 \bmod 2$)
8	0 ($= 8 \bmod 2$)

$$\frac{4 \text{ block}}{2 \text{ way}} = \frac{6 \text{ set}}{\cancel{2 \text{ way}}}$$



Block address translation in a two-way set-associative cache

Address of memory	Hit or miss	Contents of cache blocks after reference
block accessed	miss	Set 0 Set 0 Set 1 Set 1
0	miss	Memory[0]
8	miss	Memory[0]
0	hit	Memory[0]
6	miss	Memory[0]
8	miss	Memory[8]

Cache contents after each reference – red indicates new entry added

- Four misses

$$\frac{4}{5} = 80\% \text{ miss} \\ 20\% \text{ hit per}$$

Solution (cont.)

- 3 (fully associative)

Set
Set
Set
Set


Address of memory block accessed	Hit or miss	Contents of cache blocks after reference			
		Block 0	Block 1	Block 2	Block 3
0	miss	Memory[0]			
6	hit	Memory[0]	Memory[8]	Memory[8]	Memory[6]
8	miss	Memory[0]	Memory[8]	Memory[8]	Memory[6]

Cache contents after each reference – red indicates new entry added


- 3 misses

direct) أصلية

Implementation of a Set-Associative Cache



Performance with Set-Associative Caches




Decreasing Miss Penalty with Multilevel Caches

Add a *second-level* cache

- primary cache is on the same chip as the processor
- use SRAMs to add a second-level cache, sometimes off-chip, between main memory and the first-level cache
- if miss occurs in primary cache second-level cache is accessed
- if data is found in second-level cache miss penalty is access time of second-level cache which is much less than main memory access time
- if miss occurs again at second-level then main memory access is required and large miss penalty is incurred

Design considerations using two levels of caches:

- try and optimize the *hit time on the 1st level cache* to reduce clock cycle
- try and optimize the *miss rate on the 2nd level cache* to reduce memory access penalties
- In other words, 2nd level allows 1st level to go for speed without "worrying" about failure...



Example Problem

- Assume a 500 MHz machine with
 - base CPI 1.0
 - main memory access time 200 ns
 - miss rate 5% $\rightarrow \text{hit} = 95\%$ $T = \frac{1}{500 \text{ MHz}} = \frac{2 \text{ ns}}{\text{clock cycle}}$

طريق الوصول إلى الذاكرة
الخطأ
 $\frac{200 \text{ ns}}{2 \text{ ns}} = 100 \text{ cycle}$ (miss penalty)
mem access time
 $(\frac{100 \text{ ns}}{2 \text{ ns}}) = 50 \text{ cycle}$
- How much faster will the machine be if we add a second-level cache with 20 ns access time that decreases the miss rate to 2%?

Solution

- Miss penalty to main = $(200 \text{ ns} / (2 \text{ ns}))$ clock cycle = 100 clock cycles
- Effective CPI with one level of cache
 $= \text{Base CPI} + \text{Memory-stall cycles per instruction}$
 $= 1.0 + (5\% \times 100) = 6.0$

عمردة للاذيج
miss
- With two levels of cache, miss penalty to second-level cache
 $= 20 \text{ ns} / (2 \text{ ns} / \text{clock cycle}) = 10 \text{ clock cycles}$
- Effective CPI with two levels of cache
 $= \text{Base CPI} + \text{Primary stalls per instruction} + \text{Secondary stall per instruction}$
 $= 1 + 5\% \times 10 + 2\% \times 100 = 3.5$
- Therefore, machine with secondary cache is faster by a factor of
 $6.0 / 3.5 = 1.71$
 $\text{Speed up} = \frac{\text{جهاز}}{\text{جهاز}} = \frac{\text{جهاز}}{\text{جهاز}}$

Cache Misses

Cache Misses	The Cause	Dependency
<u>Capacity misses</u> <small>(خالص)</small>	Occur due to the finite size of the cache.	Cache size
<u>Conflict misses</u> <small>عديمة الترتيب</small> <small>أي بقعة تزوج بغيرها</small>	Occur because the cache had evicted an entry earlier.	Associatively <small>Full bus</small>
<u>Compulsory misses</u> <small>بسبب الاتصال</small> <small>Ex Cache</small>	Caused by the first reference to a location in memory.	Block size
<u>Cold misses</u> <small>(مجرد استئجار)</small>		

Cache Design Trade-offs

Design change	Effect on miss rate	Negative performance effect
Increase cache size ↑	Decrease capacity ↓ misses	May increase access ↑ time
Increase associativity ↑ <small>+ cost</small>	Decrease conflict misses ↓	May increase access ↑ time
Increase block size ↑	Decrease compulsory ↓ misses	Increases miss ↑ penalty. For very large block size, may increase miss rate due to pollution ↑

ما يزيد من
الإشارات (نفخ الملاجم)
ويزيد