

تنظيم حاسوب

للطالبة المبدعة فيحاء الحديدي

COD Ch. 1 Computer Abstractions and Technology




Introduction

- Rapidly changing field:
 - vacuum tube -> transistor -> IC -> VLSI
 - doubling every 1.5 years: Mores Pier Transisty 1 2-2
 - memory capacity
 - processor speed (due to advances in technology <u>and</u> hardware organization)
 - cute example: if Boeing had kept up with IBM we could fly from Bangkok to HCM City in 10 minutes for 5 baht (2000 dong)!!
- Things we'll be learning:
 - how computers work, what's a good design, what's not
 - how to make them yes, we will actually build working computers!!
 - issues affecting modern processors (e.g., caches, pipelines)



The Five Classic Components of a Computer





Our Primary Focus

- The processor (CPU)...
 - datapath
 - control
- ...implemented using millions of transistors
- ...impossible to understand by looking at individual transistors
- we need...

Abstraction (بالمارية المارية المارية

High-level language program (in C) swap(int v[], int k) (int temp; temp = v[k]; v[k] = v[k+1]; v[k+1] = temp;



 Delving into the depths reveals more information, but...


 An abstraction omits "unneeded" detail, helps us cope with complexity

Assembly language program (for MIPS)

(High land) C compiler High to Low land

swap: muli \$2, \$5,4 add \$2, \$4,\$2 lw \$15, 0(\$2) lw \$16, 4(\$2) sw \$16, 0(\$2) sw \$15, 4(\$2) jr \$31

From the figure on the right, how does abstraction help the programmer and how does she avoid too much detail?




Machine and binning (binning)

Assembler assembly to mathem language.

Binary machine 0000000010100001000000000011000

The Instruction Set: a Critical Interface







- A very important abstraction!
 - interface between hardware and low-level software
 - ع دیمه المنظورا standardizes instructions, machine language bit patterns, etc. الماحة الماحة


(buk word Complevelty)

- advantage: allows different implementations of the same architecture
- disadvantage: sometimes prevents adding new innovations
- Modern instruction set architectures:
 - 80x86/Pentium/K6, PowerPC, DEC Alpha, MIPS, SPARC, HP


What is Computer Architecture? Easy Answer

Computer Architecture = inst. us instruction.

What is Computer Architecture? Better (More Detailed) Answer



Forces on Computer Architecture





COD Ch. 2 The Role of Performance



Performance - Performe

- Performance is the key to understanding underlying motivation for the hardware and its organization
- Measure, report, and summarize performance to enable users to
 - make intelligent choices
 - see through the marketing hype!
- Why is some hardware better than others for different programs?
- What factors of system performance are hardware related? (e.g., do we need a new machine, or a new operating system?)
- How does the machine's instruction set affect performance?

What do we measure? efine performance....

Airplane	Passengers	Range (mi)	Speed	(mph)
Boeing 737-100	101	630	598	
poeing /4/	470	4150	610	
2AC/Sud Concorde	e 132	4000	1350	
Douglas DC-8-50	146	8720	544	· 5'.

How much faster is the Concorde compared to the 747? How much bigger is the Boeing 747 than the Douglas DC-8?

So which of these airplanes has the best performance?!

Computer Performance:

- Response Time (elapsed time, latency):
 - how long does it take for my job to run?
 - how long does it take to execute (start to finish) my job?

how long must I wait for the database query?

Throughput. Complete) - La (# Stop Jung Complete)

- how many jobs can the machine run at once?
- what is the average execution rate?

how much work is getting done?

- If we upgrade a machine with a new processor what do we increase?
- If we add a new machine to the lab what do we increase?

Individual user concerns...

Systems manager

concerns...

Execution Time

- Elapsed Time
 - counts everything (disk and memory accesses, waiting for I/O, running other programs, etc.) from start to finish
 - a useful number, but often not good for comparison purposes
 elapsed time = CPU time + wait time (I/O, other programs, etc.)

(a) is a line for time



- doesn't count waiting for I/O or time spent running other programs
- can be divided into user CPU time and system CPU time (OS calls)
 CPU time = user CPU time + system CPU time
- ⇒ elapsed time = user CPU time + system CPU time + wait time
- Our focus: user CPU time (CPU execution time or, simply, execution time)
 - time spent executing the lines of code that are in our program



Definition of Performance

For some program running on machine X:

Performance = 1 / Execution time (عوما ى در ال على الموكاد ال الموكاد ال الموكاد ال الموكاد ال الموكاد الموك

X is n times faster than Y means: $\Rightarrow \frac{\text{pref}_X}{\text{pref}_N} = n$


 $Performance_{X} / Performance_{Y} = n$


E; Execution Ey

E

X

Clock Cycles






- cycle time = time between ticks = seconds per cycle
- $clock \ rate \ (frequency) = cycles per second \ (1 Hz. = 1 cycle/sec, 1 MHz. = <math>10^6 \ cycles/sec)$
- Example: A 200 Mhz clock has a $\frac{1}{200 \times 10^6} \times 10^9 = 5$ nanoseconds cycle time $\Rightarrow \frac{1}{200 \times 10^6} \times 10^9 = \frac{1}{200 \times 10^6}$

CPU Clocking

Operation of digital hardware governed by a constant-rate clock



- Clock period: duration of a clock cycle
 - \bullet e.g., 250ps = 0.25ns = 250×10^{-12} s
- Clock frequency (rate): cycles per second
 - \bullet e.g., 4.0GHz = 4000MHz = 4.0×10⁹Hz

Performance Equation I

equivalently

CPU clock cycles × Clock cycle time CPU execution time for a program for a program اذا بديد احداد ٤٠٦ (العنوان يعل


ナミーナ

المام So, to improve performance one can either:

- reduce the number of cycles for a program, or
- reduce the clock cycle time, or, equivalently,
- [Fren 9 = clock & FET & F Paf 4] increase the clock rate


How many cycles are required for a program?

العددة بين مراف مام مراف المعلى ا Could assume that # of cycles # # of instructions



- This assumption is incorrect! Because:
 - Different instructions take different amounts of time (cycles)
 - Why...?

How many cycles are required for a program?




Multiplication takes more time than addition Floating point operations take longer than integer ones Accessing memory takes more time than accessing registers Important point: changing the cycle time often changes the number of cycles required for various instructions because it means changing the hardware design. More later...

الم نقس د ۱۰۵۰۰۰ المسافي طلامي قريق المستوره .

Example

- Our favorite program runs in 10 seconds on computer A, which has a 400Mhz. clock. → For E.T = 105
- We are trying to help a computer designer build a new machine B, that will run this program in 6 seconds. The designer can use new (or perhaps more expensive) technology to substantially increase the clock rate, but has informed us that this increase will affect the rest of the CPU design, causing machine B to require 1.2 times as many clock cycles as machine A for the same program.

What clock rate should we tell the designer to target?



CPU Time Example

Computer A: 2GHz clock, 10s CPU time = # ofcycle ETXF

Designing Computer B

Aim for 6s CPU time

Aim for 6s CPU time

Can do faster clock, but causes 1.2 × clock cycles

How fast must Computer B clock be?

Clock Rate_B =
$$\frac{\text{Clock Cycles}_{\text{B}}}{\text{CPU Time}_{\text{B}}} = \frac{1.2 \times \text{Clock Cycles}_{\text{A}}}{6s}$$

$$Clock Cycles_A = CPU Time_A \times Clock Rate_A$$

$$= 10s \times 2GHz = 20 \times 10^9$$

$$= 10s \times 2GHz = \underbrace{\frac{20 \times 10^9}{6s}}_{\text{G} \text{ is } 1 - \text{Ed Fasher } \text{Mag}} = \underbrace{\frac{1.2 \times 20 \times 10^9}{6s}}_{\text{G} \text{ is } 1 - \text{Ed Fasher } \text{Mag}} = \underbrace{\frac{24 \times 10^9}{6s}}_{\text{G} \text{ is } 1 - \text{Ed Fasher } \text{Mag}} = \underbrace{\frac{24 \times 10^9}{6s}}_{\text{G} \text{ is } 1 - \text{Ed Fasher } \text{Mag}} = \underbrace{\frac{24 \times 10^9}{6s}}_{\text{G} \text{ is } 1 - \text{Ed Fasher } \text{Mag}} = \underbrace{\frac{24 \times 10^9}{6s}}_{\text{G} \text{ is } 1 - \text{Ed Fasher } \text{Mag}} = \underbrace{\frac{24 \times 10^9}{6s}}_{\text{G} \text{ is } 1 - \text{Ed Fasher } \text{Mag}} = \underbrace{\frac{24 \times 10^9}{6s}}_{\text{G} \text{ is } 1 - \text{Ed Fasher } \text{Mag}} = \underbrace{\frac{24 \times 10^9}{6s}}_{\text{G} \text{ is } 1 - \text{Ed Fasher } \text{Mag}} = \underbrace{\frac{24 \times 10^9}{6s}}_{\text{G} \text{ is } 1 - \text{Ed Fasher } \text{Mag}} = \underbrace{\frac{24 \times 10^9}{6s}}_{\text{G} \text{ is } 1 - \text{Ed Fasher } \text{Mag}} = \underbrace{\frac{24 \times 10^9}{6s}}_{\text{G} \text{ is } 1 - \text{Ed Fasher } \text{Mag}} = \underbrace{\frac{24 \times 10^9}{6s}}_{\text{G} \text{ is } 1 - \text{Ed Fasher } \text{Mag}} = \underbrace{\frac{24 \times 10^9}{6s}}_{\text{G} \text{ is } 1 - \text{Ed Fasher } \text{Mag}} = \underbrace{\frac{24 \times 10^9}{6s}}_{\text{G} \text{ is } 1 - \text{Ed Fasher } \text{Mag}} = \underbrace{\frac{24 \times 10^9}{6s}}_{\text{G} \text{ is } 1 - \text{Ed Fasher } \text{Mag}} = \underbrace{\frac{24 \times 10^9}{6s}}_{\text{G} \text{ is } 1 - \text{Ed Fasher } \text{Mag}} = \underbrace{\frac{24 \times 10^9}{6s}}_{\text{G} \text{ is } 1 - \text{Ed Fasher } \text{Mag}} = \underbrace{\frac{24 \times 10^9}{6s}}_{\text{G} \text{ is } 1 - \text{Ed Fasher } \text{Mag}} = \underbrace{\frac{24 \times 10^9}{6s}}_{\text{G} \text{ is } 1 - \text{Ed Fasher } \text{Mag}} = \underbrace{\frac{24 \times 10^9}{6s}}_{\text{G} \text{ is } 1 - \text{Ed Fasher } \text{Mag}} = \underbrace{\frac{24 \times 10^9}{6s}}_{\text{G} \text{ is } 1 - \text{Ed Fasher } \text{Mag}} = \underbrace{\frac{24 \times 10^9}{6s}}_{\text{G} \text{ is } 1 - \text{Ed Fasher } \text{Mag}} = \underbrace{\frac{24 \times 10^9}{6s}}_{\text{G} \text{ is } 1 - \text{Ed Fasher } \text{Mag}} = \underbrace{\frac{24 \times 10^9}{6s}}_{\text{G} \text{ is } 1 - \text{Ed Fasher } \text{Mag}} = \underbrace{\frac{24 \times 10^9}{6s}}_{\text{G} \text{ is } 1 - \text{Ed Fasher } \text{Mag}} = \underbrace{\frac{24 \times 10^9}{6s}}_{\text{G} \text{ is } 1 - \text{Ed Fasher } \text{Mag}} = \underbrace{\frac{24 \times 10^9}{6s}}_{\text{G} \text{ is } 1 - \text{Ed Fasher } \text{Mag}} = \underbrace{\frac{24 \times 10^9}{6s}}_{\text{G} \text{ is } 1 - \text{Ed Fasher } \text{Mag}} = \underbrace{\frac{24 \times 10^9}{6s}}_{\text{G} \text{ is } 1 - \text{Ed Fasher } \text{Mag}} = \underbrace{\frac{24 \times 10^9}{6s}}_{\text{G} \text{ is } 1 - \text{Ed Fasher } \text{Mag}} = \underbrace{\frac{24 \times 10^9}{6s}}_{\text{G} \text{ is } 1 - \text{Ed Fasher } \text{Mag}} = \underbrace{\frac{24 \times 10^9}{6s}}_{\text{G} \text{ is } 1 - \text$$

Chapter 1 — Computer Abstractions and Technology — 13

Terminology

- A given program will require:


 المناف المراف ا
- some number of instructions (machine instructions)
 - some number of seconds
 - We have a vocabulary that relates these quantities:
 - cycle time (seconds per cycle)
 - clock rate (cycles per second) H2 or 5
- (average) CPI (cycles per instruction) instruction)
 - a floating point intensive application might have a higher average CPI <u>MIPS</u> (millions of instructions per second)
- this would be higher for a program using simple instructions

performance Measure


- performance is determined by execution time
- Do any of these other variables equal performance?
 - # of cycles to execute program?
 - # of instructions in program?
 - # of cycles per second?
 - average # of cycles per instruction? < Pコ
 - average # of instructions per second?
- Common pitfall: thinking one of the variables is indicative of performance when it really isn't

Performance Equation II

Derive the above equation from Performance Equation I



CPI Example I




- Ter A. Cyclo Time CTO Computer A: Cycle Time = 250ps, CPI = 2.0
- Computer B: Cycle Time = 500ps, CPI = 1.2

Same ISA الرك الدور عدد المال المرك ال


Which is faster, and by how much?

CPI in More Detail


If different instruction classes take different numbers of cycles



Weighted average CPI



Chapter 1 — Computer Abstractions and Technology — 19



- A compiler designer is trying to decide between two code sequences for a particular machine.
- Based on the hardware implementation, there are three different classes of instructions: Class A, Class B, and Class C, and they require 1, 2 and 3 cycles (respectively).
- The first code sequence has 5 instructions; in Front code sequence has 5 instructions; in Front code sequence has 6 instructions:

 4 of A, 1 of B, and 1 of C.

 The second sequence has 6 instructions:

 4 of A, 1 of B, and 1 of C.


 The second sequence has 6 instructions:

 4 of A, 1 of B, and 1 of C.
- Which sequence will be faster? How much? What is the CPI for each sequence?

CPI Example

Alternative compiled code sequences using instructions in classes A, B, C

	Class		В	С
Cycle 4-		A	2.	3
v a. 1 61	CPI for class IC in sequence 1	(1)	1	2
	IC in sequence 2	4	1	1



Pitfall: MIPS as a Performance Metric

MIPS: Millions of Instructions Per Second


Inst Count

program

jues

MI PA

- Doesn't account for
 - Differences in ISAs between computers
 - Differences in complexity between instructions



CPI varies between programs on a given CPU

Chanter 1 — Commuter Abstractions and Tochnology — 22

MIPS Example



Syur 1 Fren M Por-Two different compilers are being tested for a 500 MHz. machine with three different classes of instructions: Class A, Class B, and Class C, which require 1, 2 and 3 cycles (respectively). Both compilers are used to produce code for a large piece of software.

Compiler 1 generates code with 5 billion Class A instructions, 1 billion Class B instructions, and 1 billion Class C instructions.

Compiler 2 generates code with 10 billion Class A instructions, 1 billion Class B instructions, and 1 billion Class C instructions.


42+3=15 bill. cycle $6.7=15 \times 10^{9} \times 2mS = 30 \times 10^{6}$ Which sequence will be faster according to MIPS?

Which sequence will be faster according to execution time?

التا الروم والد دم الله المنافظة المع التاسي

Benchmarks Application in the second in the

- Performance best determined by running a\real application
 - use programs typical of expected workload
 - or, typical of expected class of applications e.g., compilers/editors, scientific applications, graphics, etc.
- Small benchmarks




- nice for architects and designers
- easy to standardize
- can be abused!
- Benchmark suites
 - Perfect Club: set of application codes
 - Livermore Loops: 24 loop kernels
 - Linpack: linear algebra package
 - SPEC: mix of code from industry organization



SPEC (System Performance Evaluation Corporation)

- Sponsored by industry but independent and self-managed trusted by code developers and machine vendors
- Clear guides for testing, see www.spec.org
- Regular updates (benchmarks are dropped and new ones added periodically according to relevance)
- Specialized benchmarks for particular classes of applications
- Can still be abused..., by selective optimization!



SPEC History

- First Round: SPEC CPU89
 - 10 programs yielding a single number
- Second Round: SPEC CPU92
 - SPEC CINT92 (6 integer programs) and SPEC CFP92 (14 floating point programs)
 - compiler flags can be set differently for different programs
- Third Round: SPEC CPU95
 - new set of programs: SPEC CINT95 (8 integer programs) and SPEC CFP95 (10 floating point)
 - single flag setting for all programs
- Fourth Round: SPEC CPU2000
 - new set of programs: SPEC CINT2000 (12 integer programs) and SPEC CFP2000 (14 floating point)
 - single flag setting for all programs
 - programs in C, C++, Fortran 77, and Fortran 90

cINT2000 (Integer component of SPEC CPU2000)

program	Language	What It Is
164.gzip	С	Compression
175.vpr	C	FPGA Circuit Placement and Routing
176.gcc	С	C Programming Language Compiler
181.mcf	С	Combinatorial Optimization
186.crafty	C	Game Playing: Chess
197.parser	С	Word Processing
252.eon	C++	Computer Visualization
253.perlbmk	С	PERL Programming Language
254.gap	С	Group Theory, Interpreter
255.vortex	С	Object-oriented Database
256.bzip2	С	Compression
300.twolf	С	Place and Route Simulator

CFP2000 (Floating point component of SPEC CPU2000)

The state of the s		
Program	Language	What It Is
168.wupwise	Fortran 77	Physics / Quantum Chromodynamics
171.swim	Fortran 77	Shallow Water Modeling
172.mgrid	Fortran 77	Multi-grid Solver: 3D Potential Field
173.applu	Fortran 77	Parabolic / Elliptic Differential Equations
177.mesa	C	3-D Graphics Library
178.galgel	Fortran 90	Computational Fluid Dynamics
179.art	C	Image Recognition / Neural Networks
183.equake	C	Seismic Wave Propagation Simulation
187.facerec	Fortran 90	Image Processing: Face Recognition
188.ammp	C	Computational Chemistry
189.lucas	Fortran 90	Number Theory / Primality Testing
¹⁹¹ .fma3d	Fortran 90	Finite-element Crash Simulation
²⁰⁰ .sixtrack	Fortran 77	High Energy Physics Accelerator Design
301.apsi	Fortran 77	Meteorology: Pollutant Distribution
	. Gradii //	



SPEC CPU2000 reporting


- Refer SPEC website <u>www.spec.org</u> for documentation
- Single number result geometric mean of normalized ratios for each code in the suite
- Report precise description of machine
- Report compiler flag setting

CFP2000 Result								
Advan	ced N	Лісто	Dev	vices		SPECfp20	000 =	458
Gigabyte G	A-7DX N	lothelbc	ıd, 1.4	GH≥ Athl	ch ?tocessot	and the second s	sase2000 =	426
SPEC Instruction 4	विद्यात है:	WILLIAM TO VIEW	nieuk Will	1X Carpin	and the same of the same	1001 Badwar Arail	Jun 300 [Softwar Avail	Jap-10
Benct mark	Reference L'inte	Esse Lustine	Bose Hoto	Huntme	Hatio	200	40C 600	900
wing in PAI	1600	366	175	249	644	Alexander of the second will be a second with the second s		
171 swire	3.00	339	797	339	797	A CONTRACTOR OF THE CONTRACTOR		
172 mgrid	1300	525	343	525	343	Market Committee of the		
nleq∈ F71	? co	SOCO	120	463	457	1070-10		
177 mesa	1400	252	556	225	621	TOOK SECURITION OF THE PARTY OF		
178 ga ge	2900	461	529	461	630			
179 mt	2600	725	359	701	371	to the second second second second second		
13 Lequale	1100	403	323	337	336	The state of the s		
137.Exeted	1900	358	531	357	531		Others that I have	
188 mm 1891	2300	591	372	585	376			
139.lucr a	20000	0)4	30b	C11	11/			
191.fr u :34	2.00	414	481	434	483		ano.	
المالمند200	1.00	166	301	31.1	154 ===	EARL TELEVISION		
301 apsi	2600	714	364	714	364	(Contraction of the contraction		0



Specialized SPEC Benchmarks


- I/O
- Network
- Graphics
- Java
- Web server
- Transaction processing (databases)



Amdahl's Law

الممسوحة ضوئيا بـ CamScanner

- The performance improvement to be gained from using some faster mode of execution is limited by the fraction of the time the faster mode can be used.
- Improving an aspect of a computer and expecting a proportional improvement in overall performance



How much improvement in multiply performance to get 5× overall?

Corollary: make the common case fast



Chapter 1 — Computer Abstractions and Technology — 33



Examples @ Speed up = 10 = 1.6

glocal speed up = 5 Suppose we enhance a machine making all floating-point instructions run five times faster. The execution time of some benchmark before the floating-point enhancement is 10 seconds.

[area! メソーシャラを What will the speedup be if half of the 10 seconds is spent executing floating-point instructions?

We are looking for a benchmark to show off the new floatingpoint unit described above, and want the overall benchmark to show a speedup of 3/ One benchmark we are considering runs for 100 seconds with the old floating-point hardware. The whole x = 10 - xHow much of the execution time would floating-point instructions have to

account for in this program in order to yield our desired speedup on this benchmark? T= SX Timproved



Summary

- Performance is specific to a particular program
 - total execution time is a consistent summary of performance
- For a given architecture performance increases come from:
 - increases in clock rate (without adverse CPI affects)
 - improvements in processor organization that lower CPI
 - compiler enhancements that lower CPI and/or instruction count
- Pitfall: expecting improvement in one aspect of a machine's performance to affect the total performance
- You should not always believe everything you read! Read carefully! See newspaper articles, e.g., Exercise 2.37!!




Computer Organization



SPIM Example Program: add2numbersProg2.asm

```
Program adds 10 and 20
                                       text section
        .text
                                       call main by SPIM
        .globl main
main:
                                       load address 'value' into $t0
       la $t0, value
                                       load word 0(value) into $t1
        lw $t1, 0($t0)
                            Parse the
                                       load word 4(value) into $t2
        lw $t2, 4($t0)
                            machine code
                                      # add two numbers into $t3
                            for these two
        add $t3, $t1, $t2
                            instructions!
                                       store word $t3 into 8($t0)
        sw $t3, 8($t0)
                                       data section
        .data
                                       load data integers. Default data
        .word 10, 20, 0
value:
                                       start address 0x10010000(= value)
```

MIPS Memory Usage as viewed in



MIPS Assembler Directives

Common Data Definitions:

\word \ w1_{@..@} wn

store n 32-bit quantities in successive memory words

.half \ h1, ..., hn

store n 16-bit quantities in successive memory halfwords

.byte \b1, ..., bn

store n 8-bit quantities in successive memory bytes

.ascii)str

store the string in memory but do not null-terminate it

strings are represented in double-quotes "str"

special characters, eg. \n, \t, follow C convention

asciiz\ str

store the string in memory and null-terminate it

MIPS Assembler Direc

Common Data Definitions:

.float \f1, ..., fn

store n floating point single precision numbers in successive memory locations

\.double \.double \.do

store n floating point double precision numbers in successive memory

.space n

reserves n successive bytes of space

align the next datum on a 2ⁿ byte boundary. For example, .align 2 aligns next value on a word boundary. .align 0 turns off automatic alignment of .half, .word, etc. till next .data directive

SPIM Example Program: storeWords.asm

Program shows memory storage and access (big vs. little endian)

.data

here: .word 0xabc89725, 100

.byte 0, 1, 2, 3

.asciiz "Sample text"

there: .space 6

.byte 85

.align 2

.byte 32

.text

.globl main

main:

la \$t0, here

1bu \$t1, 0(\$t0)

lbu \$t2, 1(\$t0)

lw \$t3, 0(\$t0)

sw \$t3, 36(\$t0)

sb \$t3, 41(\$t0)

SPIM's memory storage depends on the underlying machine: Intel 80x86 processors are **little-endian!**

Word placement in memory is exactly same in big or little endian – a copy is placed.

Byte placement in memory depends on if it is big or little endian. In big-endian bytes in a Word are counted from the byte 0 at the left (most significant) to byte 3 at the right (least significant); in little-endian it is the other way around.

Word access (lw, sw) is exactly same in big or little endian – it is a copy from register to a memory word or vice versa.

Byte access depends on if it is big or little endian, because bytes are counted 0 to 3 from left to right in big-endian and counted 0 to 3 from right to left in little-endian.

SPIM Example Program: swap2memoryWords.asm



Program to swap two memory words

.data

load data

.word 7

.word 3

.text

.globl main

main:

lui \$s0, 0x1001 # load data area start address 0x10010000

lw \$s1, 0(\$s0)

lw \$s2, 4(\$s0)

sw \$s2, 0(\$s0)

sw \$s1, 4(\$s0)



SPIM Example Program: branchJump.asm

```
## Nonsense program to show address calculations for
## branch and jump instructions
   .text
                           # text section
   .globl main
                           # call main by SPIM
# Nonsense code
# Load in SPIM to see the address calculations
main:
    i label
    add $0, $0, $0
    beq $8, $9, label
    add $0, $0, $0
    add $0, $0, $0
    add $0, $0, $0
    add $0, $0, $0
 label:
    add $0, $0, $0
```

SPIM Example Program: procCallsProg2.asm

```
rocedure call to swap two array words
            .text
           .globl
                     main
   main:
                     $a0, array
   load para- [la
   meters for addi
                     $a1, $0, 0
   swap
 save return [addi
                     $sp, $sp, -4
 address $ra 1sw
                     $ra, 0($sp)
 in stack
  jump and ∫jal
                     swap
  link to swap
                     $ra, 0($sp)
    restore [1w
                     $sp, $sp, 4
          addi
    return
    address
                     $ra
jump to $ra { jr
            equivalent C code:
           swap(int v[], int k)
```

```
int temp;
               temp = v[k];
               v(k) = v(k+1);
                v[k+1] = temp;
 swap contents of elements $a1
 and $a1 + 1 of the array that
 starts at $a0
                $t1, $a1, $a1
swap:
        add
                $t1, $t1, $t1
        add
        add
                $t1, $a0, $t1
                $t0, 0($t1)
        1 w
                $t2, 4($t1)
        lw
                $t2, 0($t1)
        SW
                $t0, 4($t1)
        SW
                $ra
        jr
.data
array: .word 5, 4, 3, 2, 1
```

MIPS: Software Conventions for Registers

o-	zer	o constant 0
1	at	reserved for assemble
2	v0	results from callee
3	v1	returned to caller
4	a0	arguments to callee
5	a1	from caller: caller saves
6	a2	
7	a3	OUS UNINERDON TO THE SHEET SHEET
8	t0	temporary: caller saves
		(callee can clobber)
15	t7	

16	s0	callee saves
4		(caller can clobber)
23	s 7	
24	t8	temporary (cont'd)
25	t9	
26	k0	reserved for OS kernel
27	k1	
28	gp	pointer to global area
29	sp	stack pointer
30	fp	frame pointer
31	ra	return Address (HW):
and the second		caller saves



SPIM System Calls

- System Calls (syscall)
 - OS-like services

الرفع المحلوط داخله مویلی مقر کو المحلوط داخله مویلی مقر کو المحلوط داخله مویلی مقر کو المحلوط الرفع المحلوط داخله مویلی مقر کو المحلوط الرفع المحلوط داخله مویلی مقر محل محلول المحلوط المحلوم المحل thod load system call code into register \$v0|(see following table for codes)

- Method

 - load arguments into registers \$a0, ..., \$a3
 - call system with SPIM instruction syscall
 - after call return value is in register \$v0, or \$f0 for floating point results

SPIM System Call Codes

Service	Code (put in \$v0)	Arguments	Result
print_int \	data sa 1 casal	\$a0\pinteger (\)	A poverses
print_float	2	\$f12=float 12) 120 C	A PROPERTY OF
print_double	teal (re 3 gme)	\$f12=double	on hamster 15
print_string_	4	\$a0\(\daggerap \)addr. of string	The state of the
read_int_\	5 (151) 5	Jesting a lien	int in \$v0 (ويادر
read_float	6	an Jestria Mach	float in \$f0
read_double	Table of Tarabas	الرصان م	double in \$f0
read_string	<u>8</u> 10€ 10€	\$a0=buffer, \$113 \$	to temporary: c
sbrk	9	\$a0=amount (B)	addr in \$v0
exit	10	W. It.	No.

SPIM Example Program: systemCalls.asm

```
lw $t1, 0($t0)
## Enter two integers in
## console window
## Sum is displayed
.text
.globl main
   la $t0, value
                       system call code
عشي ال ٤١ كل يول
                       for read_int
  li $v0, 5 🛧
   syscall

    result returned by call

                                          .data
   li $v0, 5
   syscall
   sw $v0, 4($t0)
                                          msg1:
```

```
lw $t2, 4($t0)
  add $t3, $t1, $t2
   sw $t3, 8($t0)
                     system call code
                     for print_string
   li $v0, 4
   la $a0, (msg1
   syscall
                  argument to print_string call
   li $v0, 1 -
                          system call code
   move $a0, $t3
                          for print_int
   syscall
                    argument to print_int call
        $v0, 10
                       system call code
   syscall
value: .word 0, 0, 0
        .asciiz "Sum =
```


COD Ch. 3 Instructions: Language of the Machine



Language of the machine

(OSISO) in E instr.

More primitive than higher level languages, e.g., no sophisticated control flow such as while or for loops




Very restrictive

- e.g., MIPS arithmetic instructions
- We'll be working with the MIPS instruction set architecture
 - inspired most architectures developed since the 80's
 - used by NEC, Nintendo, Silicon Graphics, Sony
 - the name is not related to millions of instructions per second
- it stands for microcomputer without interlocked pipeline stages!
- Design goals: maximize performance and minimize cost and reduce design time



MIPS Arithmetic

- All MIPS arithmetic instructions have 3 operands
- Operand order is fixed (e.g., destination first)





MIPS Arithmetic

- Design Principle 1: simplicity favors regularity.

 Translation: Regular instructions make for simple hardware! (Sqme) ها المالية الما
- Simpler hardware reduces design time and manufacturing cost.
- Allowing variable number Of course this complicates some things... of operands would رج المولاء عن المحالاء عن المحالات simplify the assembly code but complicate the hardware. MIPS code add \$t0, \$s1, \$s2 digh level : (arithmetic): add \$s0, \$t0, \$s3 sub \$s4, \$s5, \$s0 hotr. Counter Performance penalty: high-level code translates to denser machine code.



MIPS Arithmetic

Ray. Daisie Scipian

Operands must be in registers - only 32 registers provided (which require 5 bits to select one register). Reason for small number of registers: المرابع الماء في المختارات المحتارات المحتار


- Design Principle 2: smaller is faster.
 - Electronic signals have to travel further on a physically larger chip increasing clock cycle time.
 - Smaller is also cheaper!

Size 11 Juin 1 in perform , Cost




Registers vs. Memory while with the second s

- What about programs with lots of variables (arrays, etc.)? Use memory, load/store operations to transfer data from memory to register – if not enough registers spill registers to memory
- MIPS is a load/store architecture




Memory Organization

- Viewed as a large single-dimension array with access by address
- A memory address is an index into the memory array
- Byte addressing means that the index points to a byte of memory, and that the unit of memory accessed by a load/store is a byte



Memory Organization

- Bytes are load/store units, but most data items use larger words
- For MIPS, a word is 32 bits of 4 bytes.





Load/Store Instructions

- Load and store instructions
- Example:

Dist. 4 loal sichlai

١٥٥ عدى يوند C code:

مسن مع مطاور درما MIPS code (load): معطومة اكامل عدمين ال دوالم

(arithmetic):

add \$t0, \$s2,

\$ t 0 | incoming 133 + 53

Result Just

Load word has destination first, store has destination last

Remember MIPS arithmetic operands are registers, not memory locations

 therefore, words must first be moved from memory to registers using loads before they can be operated on; then result can be stored back to memory المارية المارية المارية المارية ماك المعامل المرابع المارية المارية المارية المارية المارية المارية المارية الم

1x) add to ,32 (\$53)

Memory Operand Example 2

C code:

A[12] = h + A[8];

- h in \$s2, base address of A in \$s3
- Compiled MIPS code:

Index 8 requires offset of 32


load word


@add \$t0, \$s2, \$t0 10 35 45 10

② sw \$t0, 48(\$s3) # store word



A MIPS Example (LM) 16 JE FAIT JE A FEIT JE TO THE STATE OF THE STATE





So far we've learned:

MIPS

- loading words but addressing bytes
- arithmetic on registers only

<u>Instruction</u>


Meaning

```
O Surce O
inst _11 & add $$1, $$2, $$3
                                 \Rightarrow $s1 = $s2 + $s3
                                => $51 = $52 - $53 perfective ina_
 pis,s, sub $s1, $s2, $s3
                             4 \times 100  $s1 = Memory [$\frac{1}{5}2+100]
 ن من (w) $$1, (100 ($$2)
                                   Memory[$s2+100] = $s1
institution $51,
                  100 ($s2)
(machin langunge)
  S165210
```



Machine Language


- Instructions, like registers and words of data, are also 32 bits long
 - Example: add \$t0, \$s1, \$s2
 - registers are numbered, e.g., \$t0 is 8, \$s1 is 17, \$s2 is 18
- Instruction Format R-type ("R" for aRithmetic):






Machine Language


- Consider the load-word and store-word instructions,
 - what would the regularity principle have us do?
 - we would have only 5 or 6 bits to determine the offset from a base register - too little...
- Design Principle 3: Good design demands a compromise
- Introduce a new type of instruction format



Stored Program Concept



- Instructions are bit sequences, just like data
- Programs are stored in memory
 - to be read or written just like data




SPIM - the MIPS simulator

- SPIM (MIPS spelt backwards!) is a MIPS simulator that
 - reads MIPS assembly language files and translates to machine language
 - executes the machine language instructions
 - shows contents of *registers* and *memory* .
 - works as a debugger (supports break-points and single-stepping) provides basic OS-like services, like simple I/O
- SPIM is freely available on-line
- An important part of our course is to actually write MIPS assembly code and run using SPIM – the only way to learn assembly (or any programming language) is to write lots and lots of code!!!
- Refer to our material, including slides, on SPIM



Memory Organization: Big/Little Endian Byte Order

Bytes in a word can be numbered in two ways:






Memory Organization: Big/Little Endian Byte Order

- SPIM's memory storage depends on that of the underlying machine
 - Intel 80x86 processors are little-endian
 - because SPIM always shows words from left to right a "mental adjustment" has to be made for little-endian memory as in Intel PCs in our labs: start at right of first word go left, start at right of next word go left, ...!
- Word placement in memory (from .data area of code) or word access (lw, sw) is the <u>same</u> in big or little endian
- Byte placement and byte access (lb, lbu, sb) depend on big or little endian because of the different numbering of bytes within a word
- Character placement in memory (from .data area of code)
 depend on big or little endian because it is equivalent to byte placement after ASCII encoding
- Run storeWords.asm from SPIM examples!!

Byte Addresses



ig Endian: مربعت المربعة المر

ان کی انترستگری میرا سفید الدرنوی و نصوط Little Endian: معروا سفید الدرنوی و نصوط Rightmost byte is word address

ا فَرَا مِنْ اللهِ Word. (ا مَنْ مَا اللهِ الل



Control: Conditional Branch

- Decision making instructions
 - alter the control flow,
 - . i.e., change the next instruction to be executed

اذا مشاهدة من المعلم ال

mal equal beg \$t0, \$t1, Label (sher) I-type instructions

000100 01000 01001 000000000011001 (= addr.100)

- Example:
- if (i==j) h = i + j;

word-relative addressing: 25 words = 100 bytes; also *PC-relative* (more...)

در من حر را نف برندله عند الم من من عليه في المرد على من من من ما من من المرد على

الممسوحة ضوئيا بـ CamScanner



Addresses in Branch

bne \$t4,\$t5, Label

Next instruction is at Label if \$t4 != \$t5 Next instruction is at Label if \$t4 = \$t5

Format:

I	op	rs	rt	16 bit offset
-				م حضره عكم المله لحر 1 16.1

Dranches 11
IF, losp

16 bits is too small a reach in a 232 address space

branch 1111

branch 1111

branch 1111

label 1112

forwarding risa

branch 21

Solution: specify a register (as for lw and sw) and add it to offset

- use PC (= program counter), called PC-relative addressing, based on
- principle of locality: most branches are to instructions near current instruction (e.g., loops and if statements)

instruction (

Addresses in Branch

Further extend reach of branch by observing all MIPS instructions are a word (= 4 bytes), therefore word-relative addressing:

MIPS branch destination address = (PC +4) + (4 * offset)

Because hardware typically increments PC early in execute cycle to point to next instruction

so offset = (branch destination address - PC - 4)/4

but SPIM does offset = (branch destination address - PC)/4

Control: Unconditional Branch

MIPS unconditional branch instructions:

Label Example:

h=i-j;Lab2:

J-type ("J" for Jump) instruction format

Example:	j	Label	#	addr.	Label	=	100

addressing. 25 words = 100 bytes

	000010	00000000000000000000011001	ybil pc +
-	6 bits	26 bits durget	condition 23 23 Lide
	ор	26 bit number	ملود مي مع وه ميل

(23 to (25) PC) 32 Se) (28 to 1 4 pit

Addresses in Jump

Word-relative addressing also for jump instructions



op 26 bit address

MIPS jump j instruction replaces lower 28 bits of the PC with A00 where A is the 26 bit address; it never changes upper 4 bits

Example: if PC = 1011X (where X = 28 bits), it is replaced with 1011 A00 = Penar 4 bit usi

- there are $16(=2^4)$ partitions of the 2^{32} size address space, each partition of size 256 MB (=228), such that, in each partition the upper 4 bits of the address is same.
- if a program crosses an address partition, then a j that reaches a different partition has to be replaced by jr with a full 32-bit address first loaded into the jump register
- therefore, OS should always try to load a program inside a single partition




Constants

Small constants are used quite frequently (50% of operands)

e.g.,
$$A = A + 5$$
; $C = C - 18$;

- Solutions? Will these work?
 - create hard-wired registers (like \$zero) for constants like 1
 - put program constants in memory and load them as required




How to make this work?





The Constant Zero

■ MIPS register 0 (\$zero) is the constant



- Cannot be overwritten
- Useful for common operations





Immediate Operands



Design Principle 4: Make the common case fast

incraut 1 / 1/2x

• Example: addi \$sp, \$sp, 4 # \$sp = \$sp + 4

			Imme (of
001000	11101	11101	000000000000000000000000000000000000000
6 bits	5 bits	5 bits	16 bits
ор	rs	rt	16 bit number
444.4			

How about larger constants? First we need to load a 32 bit constant into a register and \$1.50,00 Must use two instructions for this: first new load upper immediate instruction for upper 16 bits (lui)\$t0, 1010101010101010 filled with zeros 1010101010101010 000000000000000 Then get lower 16 bits in place: 0000000000000000 1010101010101010 0000000000000000 1010101010101010 1010101010101010 1010101010101010

Now the constant is in place, use register-register arithmetic



Instruction	<u>Format</u>	Meaning
add \$s1,\$s2,\$s3	R	\$s1 = \$s

add \$s1,\$s2,\$s3	R
sub \$s1,\$s2,\$s3	R
lw \$s1,100(\$s2)	I
sw \$s1,100(\$s2)	I
bne \$s4,\$s5,Lab1	لتا
beq \$s4,\$s5,Lab2	I
j Lab3	J

R
RJ
I
I
I
I
J

s2 + \$s3\$s1 = \$s2 - \$s3\$s1 = Memory[\$s2+100]Memory[\$s2+100] = \$s1

Next instr. is at Lab1 if \$\$4 != \$\$5 Next instr. is at Lab2 if \$s4 = \$s5 Next instr. is at Lab3

Formats:



1	26 5	5			
6 op	rs	rt	rd	shamt	funct
6 op	⁵ rs	5 rt	<u>16</u> b	it addre	ss
6 op		26 bi	t addre	ess	

Logical Operations

Instructions for bitwise manipulation

Operation	С	Java	MIPS
Shift left	<<	<<	577 (zhilepira) [[S
Shift right	>>	>>>	srl (shift vight left)
Bitwise AND	&	&	and, andi-
Bitwise OR		Rey	or, ori
Bitwise NOT	~	~	nor (not


Useful for extracting and inserting groups of bits in a word

1 NORO = 0



Control Flow

- We have: beg, bne. What about branch-if-less-than?
- New instruction:




- Can use this instruction to build (b1t) \$s1, \$s2,
 - how? We generate more than one instruction pseudo-instruction
 - can now build general control structures Formation Jew H. V Jistply will instra
- The assembler needs a register to manufacture instructions from pseudo-instructions
- There is a *convention* (not mandatory) for use of registers

Compiling If Statements

C code:

• f, g, ... in \$s0, \$s1, ...




■ Compiled MIPS code:

Else 2 200 a de la bne \$\$3, \$\$4, Else 2001 stat. 124 add \$\$50, \$\$1, \$\$2 \$ Exit

Else: sub \$s0, \$s1, \$s2

Assembler calculates addresses

Compiling Loop Statements



Policy-of-Use Convention for Registers

	Name	Register number	اعتى عدي انتذسا جلز) Usage	
	\$zero	0.	the constant value 0	
	\$v0-\$v1	2-3	values for results and expression evaluation	
	\$a0-\$a3	١٩ ١١١١ 4-7	arguments	
من هر.	\$t0 \$t7	Shir 8-(5)	temporaries	
101:00 Code	\$s0-\$s7	55 8-(5) 16-23 24-25	saved ਕੁਮੋਹ :	
mac his	\$t8-\$t9 \$gp	24-25	more temporaries	
99 \$50,	\$gp	28	global pointer Store + decsphips co	
18 C)	\$sp Mack	Poin 29	stack pointer = purh, Pop	
ر نو ن	\$fp	30	frame pointer	
2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1	\$ra	31	return address (procogaryin في المنعظ مع المنعل المنعلي المن	١ .

Register 1, called \$at, is reserved for the assembler; registers 26-27, called \$k0 and \$k1 are reserved for the operating system.



Assembly Language vs. <u>Machine Language</u>

- Assembly provides convenient symbolic representation
 - much easier than writing down numbers
 - regular rules: e.g., destination first

machin language

Machine language is the underlying reality

e.g., destination is no longer first

المحالات ال

e.g., move \$t0, \$t1 exists only in assembly

would be implemented using add \$t0, \$t1, \$zero


ف بومو کامین فی

 When considering performance you should count actual number of machine instructions that will execute

Machine Language - Load Instruction


Consider the load-word and store-word instr's

- What would the regularity principle have us do?
 - But . . . Good design demands compromise
- □ Introduce a new type of instruction format
 - I-type for data transfer instructions (previous format was Rtype for register)



Machine Language

- Instructions, like registers and words of data, are also 32 bits long
- Example: add \$t1, \$s1, \$s2
 - registers have numbers, \$t1=9, \$s1=17, \$s2=18
- **Instruction Format:**



Can you guess what the field names stand for?



1




19

38

Machine Language – Immediate Instructions

What instruction format is used for the addi?



- I format
- ☐ The constant is kept inside the instruction itself!
 - So must use the I format Immediate format

19

Limits immediate values to the range +215−1 to -215

4






Procedures

Example C code:

```
// procedure adds 10 to input parameter
int main()
{ int i, j;
  i = 5;
  j = add10(i);
int add10(int i)
{ return
         (i + 10);
```

Translated MIPS assembly



الممسوحة ضوئيا بـ CamScanner

MIPS: Software Conventions



Ö	zer	o constant 0
1	at	reserved for assembler
2	v0	results from callee
3	<u>v</u> 1	returned to caller
4	a0	arguments to callee
5	a1	from caller: caller saves
6	a2	النامني الي وعملا بدك تقراستمزان
7	a3_	ا خام ا کی وجلا بدک تقورات مزار مزرری اخزه بر ما ۱ کردید عدیماری دادید اردید عدیماری دادید اردید
8	t0	temporary: caller saves
		(callee can clobber)
15	t7	

31	ra	return Address (HW):
30	fp	frame pointer
29	sp	stack pointer
28	gp	pointer to global area
27	k1	
26	k0	reserved for OS kernel
25	t9	
24	t8	temporary (cont'd)
23	s7	
٠		(caller can clobber)
16	s0	callee saves





Procedures (recursive)

Example C code – recursive factorial subroutine:

```
stack is push ser sur sus
                                                                                                                                                                                                     کا معل مد الاول ما در محامد المحامد ا
  int main()
   { int i;
                               i = 4;
                                j = fact(i);
                            return 0;}
int fact(int n)
{ if (n < 1) return (1);
                              else return ( n*fact(n-1) );}
```

Procedures (recursive)
Translated MIPS assembly:





Variables that are local to a procedure but do not fit into registers (e.g., local arrays, structures, etc.) are also stored in the stack. This area of the stack is the *frame*. The *frame pointer* \$fp points to the top of the frame and the stack pointer to the bottom. The frame pointer does not change during procedure execution, unlike the stack pointer, so it is a stable base register from which to compute offsets to local variables.

Use of the frame pointer is *optional*. If there are no local variables to store in the stack it is not efficient to use a frame pointer.



Using a Frame Pointer

Example: procCallsProg1Modified.asm

This program shows code where it may be better to use \$fp


- Because the stack size is changing, the offset of variables stored in the stack w.r.t. the stack pointer \$sp changes as well. However, the offset w.r.t. \$fp would remain constant.
- Why would this be better?

The compiler, when generating assembly, typically maintains a table of program variables and their locations. If these locations are offsets w.r.t \$sp, then every entry must be updated every time the stack size changes!


Exercise.

Modify procCallsProg1Modified.asm to use a frame pointer

 Observe that SPIM names register 30 as s8 rather than fp. Of course, you can use it as fp, but make sure to initialize it with the same value as sp, i.e., Tfffeffc.



Review of MIPS Operand Addressing Modes



□ Pseudo-direct addressing – instruction address is the 26bit constant contained within the instruction concatenated with the upper 4 bits of the PC

ор	jump address	\Box \frown .	Memory
		(1)-	jump destination instruction
	Program Counter (PC)		

Program Counter (PC)



Overview of MIPS

- Simple instructions all 32 bits wide
- Very structured no unnecessary baggage
- Only three instruction formats

R [op	rs	rt	rd	shamt	funct
I [op	rs	rt	16 b	it addre	ss
ı 「	op		26 bi	t addre	ess	

- Rely on compiler to achieve performance
 - what are the compiler's goals?
- Help compiler where we can

Summarize MIPS:

Name	Exampl	е		Comment	S
or registers	\$s0-\$s7, \$t0-\$t \$a0-\$a3, \$v0-\$v \$fp, \$sp, \$ra,	1, \$gp,	arithmetic. MI	for data. In MIPS, data must be in PS register \$zero always equals (e assembler to handle large cons	D. Register \$at is
100	Memory[0], Memory[4],, Memory[429496729	2]	sequential wor	by data transfer instructions. MIF ds differ by 4. Memory holds data isters, such as those saved on pr	structures, such as arrays,
			MIPS assem	bly language	
Category	Instruction	Ex	ample	Meaning	Comments
Gaiogory	add	add \$s1,	\$s2, \$s3	\$s1 = \$s2 + \$s3	Three operands; data in registers
Arithmetic	subtract	sub \$s1,	\$92, \$83	\$s1 = \$s2 - \$s3	Three operands; data in registers
	add immediate	addi \$s1,	\$s2, 100	\$s1 = \$s2 + 100	Used to add constants
	load word	lw \$s1,	100 (\$s2)	\$s1 = Memory(\$s2 + 100)	Word from memory to register
	store word	sw \$s1,	100 (\$s2)		Word from register to memory
Data transfer	load byte	1b \$s1,	100 (\$s2)	\$s1 = Memory[\$s2 + 100]	
Data transfer	store byte	sb \$s1,	100 (\$s2)		Byte from register to memory
	load upper immediate		100 2 bik		Loads constant in upper 16 bits
	branch on equal	beq \$sl,	\$s2, 25	if (\$s1 == \$s2) go to PC + 4 + 100	Equal test; PC-relative branch
Conditional	branch on not equal	bne \$s1,	\$\$2, 25 داخا	if (\$s1 != \$s2) go to PC + 4 + 100	Not equal test; PC-relative
branch v, Chine	set on less than	slt \$s1,	\$52, \$53	if (\$s2 < \$s3) \$s1 = 1; else \$s1 = 0	Compare less than; for beq, bne
4) OE' .	set less than immediate	16	, \$52, 100 medin	if (\$s2 < 100) \$s1 = 1; else \$s1 = 0	Compare less than constant
The state of the s	Jump	7	Decimi	go to 10000	Jump to target address
Uncondi-	jump register	jr \$ra	1	go to \$ra	For switch, procedure return
tional jump	jump and link	jal 2500		\$ra = PC + 4; go to 10000	For procedure call



Alternative Architectures

- Design alternative:
 - provide more powerful operations

 (حوید کا اسکان دوستان کا سائندہ فیصلا کے میصلا کا سائندہ فیصلا کا سائندہ
- danger is a slower cycle time and/or a\higher CPI\ init. 11) in is Fixed is Format of Complex and resting mode / Complex Assertion of Section of the Size with the star of the section of the se
 - virtually all new instruction sets since 1982 have been RISC
 - We'll look at PowerPC and 80x86



- Indexed addressing Power PC = Example: Lw \$t1,\$a0+\$s3 #\$t1=Memory[\$a0+\$s3] =>
 - what do we have to do in MIPS? عطام \$t0, \$a0, \$s3
- Update addressing

 update a register as part of load (for marching through arrays)

 Example: 1wu \$t0,4 (\$s3) #\$t0=Memory[\$s3+4];\$s3=\$s3+4
- what do we have to do in MIPS? 1w addi \$s3, \$s3, 4

- load multiple words/store multiple words
- a special counter register to improve loop performance:
- Loop, ctrl != 0 # decrement counter, if not 0 goto loop
- MIPS: @addi \$t0, \$t0, (-1) ح لاد Adecx ادا ماريل المرويع



3

A dominant architecture: 80x86

سر ملا مناهم المرين المراهم

1978: The Intel 8086 is announced (16 bit architecture)

1980: The 8087 floating point coprocessor is added

1982: The 80286 increases address space to 24 bits, +instructions

1985: The 80386 extends to 32 bits, new addressing modes

1989-1995: The 80486, Pentium, Pentium Pro add a few instructions (mostly designed for higher performance)

1997: MMX is added

"this history illustrates the impact of the "golden handcuffs" of compatibility"

Arthwedth "adding new features as someone might add clothing to a packed bag"



A dominant architecture: 80x86

Complexity

رجت بقسمر الر معنظ مه الديد عدن (الد مد الم عدد الم مديد عدن (الد مد الم مديد عدن (الد مديد الم مديد الم مديد عدن (الد مديد الم مديد الم مديد الم مديد المديد المديد

■ instructions from 1 to 17 bytes long

■ one operand must act as both a source and destination Rr

one operand may come from memory

several complex addressing modes

Saving grace:

- the most frequently used instructions are not too difficult to build
- compilers avoid the portions of the architecture that are slow

"an architecture that is difficult to explain and impossible to love"

"what the 80x86 lacks in style is made up in quantity, making it beautiful from the right perspective"



مق بلك به (<u>Cue romer</u>) ما يلك عبوبلك أح كل

- Instruction complexity is only one variable
 - lower instruction count vs. higher CPI / lower clock rate

Design Principles:

simplicity favors regularity

Fixed 555 smaller is faster (

الالم المال المال على على على المال المال

make the common case fast

ر از اکت کدوا شد ا

Instruction set architecture والمراصل على

a very important abstraction indeed!



Computer Organization

Slide Sources: Patterson & Hennessy COD book website (copyright Morgan Kaufmann) adapted and supplemented




COD Ch. 4 <u>Arithmetic for Computers</u>



Arithmetic

- Where we've been:
 - performance
 - abstractions
 - instruction set architecture
 - assembly language and machine language
- What's up ahead:
 - implementing the architecture





Numbers

- Bits are just bits (no inherent meaning)
 - conventions define relationship between bits and numbers
- Binary integers (base 2)
 - 0000 0001 0010 0011 0100 0101 0110 0111 1000 1001...
 - decimal: 0, ..., 2ⁿ-1

n bits

- Of course it gets more complicated:
 - bit strings are finite, but
 - for some fractions and real numbers, finitely many bits is not enough, so
 - overflow & approximation errors: e.g., represent 1/3 as binary!
 - negative integers
- How do we represent negative integers?
 - which bit patterns will represent which integers?



Possible Representations

Sign Magnitude: $_{7}0+=000$ 001 = +1

010 = +2011 = +3100 = -0

101 = -110 = -2

111 = -3

One's Complement

000 =

100 = -3

101 = -2

110 = -1

0

Two's Complement

001 = +1010 = +2

011 = +3

100 = -4

101 = -3110 = 111 =

- Issues:
 - balance equal number of negatives and positives
 - ambiguous zero whether more than one zero representation
 - ease of arithmetic operations

Which representation is best? Can we get both balance and non-ambiguous zero?



Representation Formulae

Two's complement:

One's complement:

$$x_n X' = \begin{cases} X', & \text{if } x_n = 0 \\ -2^n + 1 + X', & \text{if } x_n = 1 \end{cases}$$



MIPS - 2's complement

32 bit signed numbers:

Negative integers are exactly those that have leftmost bit 1

Two's Complement Operations



- <u>Negation Shortcut</u>: To *negate* any two's complement integer
 (except for minint) *invert* all bits and *add 1*
 - note that negate and invert are different operations!
 - why does this work? Remember we don't know how to add in 2's complement yet! Later...!
- Sign Extension Shortcut: To convert an n-bit integer into an integer with more than n bits i.e., to make a narrow integer fill a wider word replicate the most significant bit (msb) of the original number to fill the new bits to its left
 - Example: 4-bit 8-bit 6.1010 = 0000 0010.

 1010 = 1111 1010

why is this correct? Prove!

نبعه المام عندن (32 معند معند) اغار معاوم معاوم المراعد معاوم المراعد معاوم المراعد معاوم المراعد الم

resurces



MIPS Notes



instr. Is Norgrad world See 21

- signed load sign extends to fill 24 left bits
- unsigned load fills left bits with 0's
- slt & slti
 - compare signed numbers
- sltu & sltiu
 - compare unsigned numbers, i.e., treat both operands as non-negative



Two's Complement Addition

- Perform add just as in junior school (carry/borrow 1s)
 - Examples (4-bits):



١	0101
	0001

0110 0101 1011

0111

1001 1010

11111110

Do these

Do these sums **now**!! Remember all registers are 4-bit including result register! So you have to **throw away** the carry-out from the msb!!

- Have to beware of overflow: if the fixed number of bits (4, 8, 16, 32, etc.) in a register cannot represent the result of the operation
 - terminology alert: overflow does not mean there was a carry-out from the msb that we lost (though it sounds like that!) – it means simply that the result in the fixed-sized register is incorrect
 - as can be seen from the above examples there are cases when the result is correct even after losing the carry-out from the msb

Two's Complement Addition: Verifying Carry/Borrow method

Two (n+1)-bit	integers: $X = x_n X'_1 Y = y_n$	Υ′
Carry/borrow	$0 \le X' + Y' < 2^n$	$2^n \le X' + Y' < 2^{n+1} -$
add X + Y	(no CarryIn to last bit)	1
$x_n = 0, y_n = 0$	ok	(CarryIn to last bit) not ok (overflow!)
$x_n = 1, y_n = 0$	ok	ok
$x_n = 0, y_n = 1$	ok	ok
$x_{n} = 1, y_{n} = 1$	not ok(overflow!)	ok

- Prove the cases above!
- Prove if there is *one more bit* (total n+2 then) available for the result then there is no problem with overflow in add!

Two's Complement Operations

- Now verify the negation shortcut!
 - consider X + (X +1) = (X + X) + 1: associative law – but what if there is overflow in one of the adds on either side, i.e., the result is wrong...!
 - think minint!
 - Examples:
 - -0101 = 1010 + 1 = 1011
 - -1100 = 0011 + 1 = 0100
 - $-1000 \neq 0111 + 1 = 1000$




Detecting Overflow

- No overflow when adding a positive and a negative number
- No overflow when subtracting numbers with the same sign
- Overflow occurs when the result has "wrong" sign (verify!):

	i i		
Operation	Operand A	Operand B	Result
) <u> </u>			Indicating Overflow
A + B A + B A - B A - B	 (-7) (-7) (-7) (-7) (-7) (-7) (-7) (-8) (-1) (-1) (-2) (-2) (-3) (-4) (-5) (-7) (-8) (-9) (-1) <l< td=""><td>(+) 4920 ½ (\$1)3 ≥ 0 < 0 (-) ≥ 0 (+)</td><td> (حر) و المراه ال</td></l<>	(+) 4920 ½ (\$1)3 ≥ 0 < 0 (-) ≥ 0 (+)	 (حر) و المراه ال
			in it is in it

- Consider the operations A + B, and A B
 - can overflow occur if B is 0?
 - can overflow occur if A is 0?




الممسوحة ضوئيا بـ CamScanner



Effects of Overflow


- If an exception (interrupt) occurs
 - control jumps to predefined address for exception
 - interrupted address is saved for possible resumption
- Details based on software system/language
 - SPIM: see the EPC and Cause registers
- Don't always want to cause exception on overflow
 - add, addi, sub cause exceptions on overflow
 - addu, addiu, subu do not cause exceptions on overflow

Review: Basic Hardware




a	Ь	c = a . b
0	0	0
0	1	0
1	0	0
1	1	1

OR gate (c = a + b)




а	b	c = a + b
0	0	0
0	1	1
1	0	1
1	1	1

3. Inverter (c = a)



а	c = ā
0	1
1	0

4. Multiplexor (if d = = 0, c = a; else c = b)



d	C
0	а
1	b




Review: Boolean Algebra & Gates

- Problem: Consider logic functions with three inputs: A, B, C.
 - output D is true if at least one input is true
 - output E is true if exactly two inputs are true
 - output F is true only if all three inputs are true
- Show the truth table for these three functions
- Show the Boolean equations for these three functions
- Show an implementation consisting of inverters,
 AND, and OR gates.



A Simple Multi-Function Logic Unit


- To warm up let's build a logic unit to support the and or instructions for MIPS (32-bit registers)
 - we'll just build a 1-bit unit and use 32 of them




Possible implementation using a multiplexor:

Implementation with a Multiplexor

 Selects one of the inputs to be the output based on a control input





Lets build our ALU using a MUX (multiplexor):



How could we build a 32-bit ALU?

a foration






What about Subtraction (a, - b) ?



- Two's complement approach: just negate b and add.
- How do we negate?
 - recall negation shortcut: invert each bit of b and set CarryIn to least significant bit (ALU0) to 1




Tailoring the ALU to MIPS:

Test for Less-than and Equality

- Need to support the set-on-less-than instruction
 - **e.g.**, slt \$t0, \$t3, \$t4
 - remember: slt is an R-type instruction that produces 1 if rs < rt and 0 otherwise
 - idea is to use subtraction: rs < rt ⇔ rs rt < 0. Recall msb of negative number is 1</p>
 - two cases after subtraction rs rt:
 - if no overflow then rs < rt \Leftrightarrow most significant bit of rs rt = 1
 - if overflow then $rs < rt \Leftrightarrow most significant bit of <math>rs rt = 0$
 - why?
 - e.g., $5_{ten} 6_{ten} = 0101 0110 = 0101 + 1010 = 1111$ (ok!) $-7_{ten} - 6_{ten} = 1001 - 0110 = 1001 + 1010 = 0011$ (overflow!)
 - therefore


set bit = msb of rs - rt \oplus overflow bit where *set bit*; which is output from ALU31, gives the result of slt

- Fig. 4.17(lower) indicates set bit is the adder output not correct!!
- set bit is sent from ALU31 to ALU0 as the Less bit at ALU0; all other Less bits are hardwired 0; so Less is the 32-bit result of slt



Tailoring the ALU to MIPS: Test for Less-than and Equality

- What about logic for the overflow bit?
 - overflow bit = carry in to msb ⊕ carry out of msb
 - verify!
 - logic for overflow detection therefore can be put in to ALU31
- Need to support test for equality
 - e.g., beq \$t5, \$t6, \$t7
 - use subtraction: rs rt = $0 \Leftrightarrow rs = rt$
 - do we need to consider overflow?



- We can build an ALU to support the MIPS instruction set
 - key idea: use multiplexor to select the output we want
 - we can efficiently perform subtraction using two's complement
 - we can replicate a 1-bit ALU to produce a 32-bit ALU
- Important points about hardware
 - all gates are always working
 - speed of a gate depends number of inputs (fan-in) to the gate
 - speed of a circuit depends on number of gates in series
 (particularly, on the *critical path* to the deepest level of logic)
- Speed of MIPS operations
 - clever changes to organization can improve performance (similar to using better algorithms in software)
 - we'll look at examples for addition, multiplication and division

Problem: Ripple-carry Adder is

Slow

31 & Stay in 12:pping Jol 2 Carry Jin't

- Is a 32-bit ALU as fast as a 1-bit ALU? Why?
 - n-bit ripple carry adder is approximately 2n + 2 gate delays
- Is there more than one way to do addition? Yes:
 - one extreme: ripple-carry carry ripples through 32 ALUs, slow!
 - other extreme: sum-of-products for each CarryIn bit super fast!

CarryIn bits:

Note: c, is CarryIn bit into i th ALU; c₀ is the forced CarryIn into the least significant ALU

 $c_{2} = b_{1} \cdot c_{1} + a_{1} \cdot c_{1} + a_{1} \cdot b_{1}$ $= a_{1} \cdot a_{0} \cdot b_{0} + a_{1} \cdot a_{0} \cdot c_{0} + a_{1} \cdot b_{0} \cdot c_{0} \quad \text{(substituting for } c_{1}\text{)}$ $+ b_{1} \cdot a_{0} \cdot b_{0} + b_{1} \cdot a_{0} \cdot c_{0} + b_{1} \cdot b_{0} \cdot c_{0} + a_{1} \cdot b_{1}$ $c_{3} = b_{2} \cdot c_{2} + a_{2} \cdot c_{2} + a_{2} \cdot b_{2} \quad \text{(Substituting for } c_{1}\text{)}$ $= \dots = \text{sum of } 15 \text{ 4-term products...}$

How fast? But not feasible for a 32-bit ALU! Why? Exponential complexity!!

Two-level Carry-lookahead Adder: First Level




- An approach between our two extremes
- **Motivation:**
 - if we didn't know the value of a carry-in, what could we do? when would we always generate a carry? (generate) $g_i = a_i \cdot b_i \stackrel{2}{=} 1$

 - when would we propagate the carry?

(propagate) $p_i = a_i +$

Express (carry-in equations in terms of generate/propagates)




- Feasible for 4-bit adders with wider adders unacceptable complexity.
 - solution: build a first level using 4-bit adders, then a second level on top

Two-level Carry-lookahead Adder: Second Level for a



Propagate signals for each of the four 4-bit adder blocks:



Generate \$ignals for each of the four 4-bit adder blocks:

$$\begin{array}{l} G_0 = g_3 + p_3.g_2 + p_3.p_2.g_1 + p_3.p_2.p_1.g_0 \\ \hline \begin{array}{l} \text{C8} & \text{adv} & G_1 = g_7 + p_7.g_6 + p_7.p_6.g_5 + p_7.p_6.p_5.g_4 \\ \hline \end{array} \\ \hline \begin{array}{l} \text{C12} & \text{d.v.} & G_2 = g_{11} + p_{11}.g_{10} + p_{11}.p_{10}.g_9 + p_{11}.p_{10}.p_9.g_8 \\ \hline \end{array} \\ \hline \begin{array}{l} \text{C16} & \text{d.v.} & G_3 = g_{15} + p_{15}.g_{14} + p_{15}.p_{14}.g_{13} + p_{15}.p_{14}.p_{13}.g_{12} \\ \hline \end{array}$$

Two-level Carry-lookahead Adder: Second Level for a 16-bit adder


 CarryIn signals for each of the four 4-bit adder blocks (see earlier carry-in equations in terms of generate/propagates):

$$C_{1} = G_{0} + P_{0}.C_{0}$$

$$C_{2} = G_{1} + P_{1}.G_{0} + P_{1}.P_{0}.C_{0}$$

$$C_{3} = G_{2} + P_{2}.G_{1} + P_{2}.P_{1}.G_{0} + P_{2}.P_{1}.P_{0}.C_{0}$$

$$C_{4} = G_{3} + P_{3}.G_{2} + P_{3}.P_{2}.G_{1} + P_{3}.P_{2}.P_{1}.G_{0} + P_{3}.P_{2}.P_{1}.G_{0}$$



Two-level Carry-lookahead Adder: Second Level for a 16-bit adder

- Two-level carry-lookahead logic steps:
 - compute p_i's and g_i's at each 1-bit ALU
 - compute P_i's and G_i's at each 4-bit adder unit
 - 3. compute C_i's in carry-lookahead unit
 - 4. compute c;'s at each 4-bit adder unit
 - 5. compute results (sum bits) at each 1-bit ALU
- E.g., add using carry-lookahead logic: Two lond \ 16 6.7 " about here is)
 - 0001 1010 0011 0011
 - **1110 0101 1110 1011**
- Compare times for ripple-carry vs. carry-lookahead for a 16-bit adder assuming unit delay at each gate

A+2'B		(6707 66677 = 30) Solver 13 block in 41 mg						
	Α	0001	1010	0011	0011			
	В	1110	0101	1110	1011			
mentions one dering	gi) and	0000	0000	0010	0011			
بد صوبه ۱۰ ملامنه	pi (ogare:)	1-1-1-1	1111	1111	1011)			
(super) =	Pi and yate		1)	1 \	0			
super =D	Gi 93 92 71	O governing	O Garatisting	1,4	0			
A	C :	1 = 4	1 (12	1) cs	0 مرده عدو			
	Sum	0000	0000	0001	1110			

AGB & CIV

gi = a.b

Multiply

Grade school shift-add method:

Multiplier x 1001

1000

0000

0000

1000

Product 01001000


m bits x n bits = m+n bit product


Mair xubir = 8 bit

Binary makes it easy:

- multiplier bit 1 => copy multiplicand (1 x multiplicand)
- multiplier bit 0 => place 0 (0 x multiplicand)
- 3 versions of multiply hardware & algorithm:

Shift-add Multiplier Version 1








	- House		Manager Co.	
		كانكند (ع)	کان در پر (ح)	Propert =0
		M'ier: 0011	M'and: 0000 0010	P: 0000 0000
	1a. 1=>P=P+Mcand	M'ier: 001(1) المرتبية الم	Mcand: 0000 0010 كَانْ مَنْ لَكُونَ الْكُونِ الْكُلِيلِي الْكُونِ الْكُلُونِ الْكُلِي الْكُلِي الْكُلِي الْمُلْكِيلِيِي الْكُلِي	P: 0000 0010
п	2. Shl Mcand	M'ier: 0011	Mcand: 0000 0100 shift	P: 0000 0010
	3. Shr M'ier	M'ier: 0001 shift	Mcand: 0000 0100 walker!	
п	1a. 1=>P=P+Mcand	M'ier: 0001	Mcand: 0000 0100 2*4-6	P: 0000 0110
	2. Shl Mcand المادة على المادة الماد	M'ier: 0001	Mcand: 0000 1000 Shift le	P: 0000 0110
	3. Shr M'ier	M'ier: 0000 shift	Mcand: 0000 1000 Mcand: 0000 1000	P: 0000 0110
п	1. 0=>nop	M'ier: 0000	Mcand: 0000 1000	P: 0000 0110
	2. Shl Mcand (3)	M'ier: 0000 مرزيد	Mcand: 0001 0000	P: 0000 0110
	3. Shr M'ier	1. (1.1)	Mcand: 0001 0000	P: 0000 0110
	1. 0=>nop	M'ier: 0000 ما الم	Mcand: 0001 0000	P: 0000 0110
	2. ShI Mcand	M'ier: 0000	Mcand: 0010 0000	P: 0000 0110
	3. Shr M'ier	M'ier: 0000	Mcand: 0010 <u>0000</u>	P: 0000 0110
			ماركد المناهاد	ड्यां क्या
		\	2/ 1	


Observations on Multiply Version 1

- 1 step per clock cycle ⇒ nearly 100 clock cycles to multiply two 32-bit numbers
- Half the bits in the multiplicand register always 0
 - ⇒ 64-bit adder is wasted
- 0's inserted to right as multiplicand is shifted left
 - ⇒ least significant bits of product never change once formed
- Intuition: instead of shifting multiplicand to left, shift product to right...

Shift-add Multiplier Version 2



Shift-add Multiplier Version 2






		M'ier: 0011	Mcand: 0010	P: 0000 0000
	1a. 1=>P=P+Mcand	M'ier: 0011	Mcand: 0010	P: 0010 0000
	2. Shr P	M'ier: 00115.2	Mcand: 0010	P: 0001 0000 4) 2000
	3. Shr M'ier	M'ier: 0001	Mcand: 0010	P: 0001 0000
	1a. $1=>P=P+Mcand$	M'ier: 0001	Mcand: 0010	P: <u>0011</u> 0000
	2. Shr P	M'ier: 0001	Mcand: 0010	P: <u>0001</u> <u>1000</u>
œ	3. Shr M'ier	M'ier: 0000	Mcand: 0010	P: 0001 1000
	1. 0=>nop	M'ier: 0000	Mcand: 0010	P: 0001 1000
	2. Shr P	M'ier: 0000	Mcand: 0010	P: <u>0000</u> <u>1100</u>
	3. Shr M'ier	M'ier: 0000	Mcand: 0010	P: 0000 1100
	1. 0=>nop	M'ier: 0000	Mcand: 0010	P: 0000 1100
	2. Shr P	M'ier: 0000	Mcand: 0010	P: <u>0000</u> <u>0110</u>
	3. Shr M'ier	M'ier: 0000	Mcand: 0010	P: 0000 0110


Observations on Multiply Version 2

- Each step the product register wastes space that exactly matches the current size of the multiplier
- Intuition: combine multiplier register and product register...

Shift-add Multiplier Version 3



Shift-add Multiplier Version 3



Observations on Multiply Version 3

- 2 steps per bit because multiplier & product combined
- What about signed multiplication?
 - easiest solution is to make both positive and remember whether to negate product when done, i.e., leave out the sign bit, run for 31 steps, then negate if multiplier and multiplicand have opposite signs
- Booth's Algorithm is an elegant way to multiply signed numbers using same hardware – it also often quicker...

Motivating Booth's algorithm

■ Example 0010 * 0110. Traditional:


0010	
X 0110	
0000	shift (0 in multiplier)
0010	add (1 in multiplier)
0010	add (1 in multiplier)
0000	shift (0 in multiplier)
00001100	•

Same example. But observe there are two successive 1's in multiplier $0110 = 2^2 + 2^1 = 2^3 - 2^1$, so can replace successive 1's by subtract and then add:

0010	
0110	
0000	shift (0 in multiplier)
-0010	sub (first 1 in multiplier)
0000	shift (middle of string of 1's)
0010	add (previous step had last 1)
20001100	

M

Motivating Booth's Algorithm



- Replace a string of 1s in multiplier with an initial subtract when we first see a one and then later add after the last one
 - What if the string of 1's started from the left of the (2's complement) number, e.g., 11110001 – would the formula above have to be modified?!

Booth from Multiply Version 3

Modify Step 1 of the algorithm Multiply Version 3 to consider 2 bits of the multiplier: the current bit and the bit to the right (i.e., the current bit of the previous step). Instead of two outcomes, now there are four:

Case C	Current Bit	Bit to the R	<u>ight</u> Exp	olanation	<u>Example</u>	<u>Op</u>
1a	0	0	Middle of	run of 0s	0 <u>00</u> 1111000	none
1b	0	1	End of	run of 1s	00 <u>01</u> 111000	add
1c	1	0	Begins	run of 1s	000111 <u>10</u> 00	sub
1d	1	1	Middle of	run of 1s	00011 <u>11</u> 000	none

- Modify Step 2 of Multiply Version 3 to sign extend when the product is shifted right (arithmetic right shift, rather than logical right shift) because the product is a signed number
- Now draw the flowchart for Booth's algorithm!
- Multiply Version 3 and Booth share the same hardware, except Booth requires one extra flipflop to remember the bit to the right of the current bit in the product register – which is the bit pushed out by the preceding right shift



MIPS Multiplication

Two 32-bit registers for product



Instructions (الله المعالمة المعال

64-bit product in HI/LO

mf(hi) rd / mf(lo) rd

Move from HI/LO to rd

Can test HI value to see if product overflows 32 bits

Lounsigh

Chapter 3 mul rd, rs, rt work product -> rd D mult Computers - 64 Least-significant 32 bits of product -> rd D M F10 rd



MIPS Notes

- MIPS provides two 32-bit registers Hi and Lo to hold a 64-bit product
- operands into Hi and Lo: overflow is ignored by MIPS but can be detected by programmer by examining contents of Hi
- mflo, mfhi moves content of Hi or Lo to a general-purpose register
- Pseudo-instructions mul (without overflow), mulo (with overflow), mulou (unsigned with overflow) take three 32-bit register operands, putting the product of two registers into the third



MIPS Division

- Use HI/LO registers for result
 - HI: 32-bit remainder
- LO: 32-bit quotient

Instructions

div rs, rt / divu rs, rt

No overflow or divide-by-0 checking

- Software must perform checks if required
- Use mfhi, mflo to access result

Chapter 3 — Arithmetic for Computers - 66



MIPS Notes

- div (signed), divu (unsigned), with two 32-bit register operands, divide the contents of the operands and put remainder in Hi register and quotient in Lo; overflow is ignored in both cases
- pseudo-instructions div (signed with overflow), divu (unsigned without overflow) with three 32-bit register operands puts quotients of two registers into third



Floating Point

We need a way to represent (Acure) عَمْ اللَّهُ اللَّهِ اللَّهُ اللّلْمُ اللَّهُ اللّ


- numbers with fractions, e.g., 3.1416
- very small numbers (in absolute value), e.g., .00000000023
- very large numbers (in absolute value) , e.g., -3.15576 ★ 10⁴⁶
- Representation:
- scientific. sign, exponent, significand form:

 (-1) sign * significand * 2 exponent | E.g., 101.001101 * 2111001
 - more bits for significand gives more accuracy

more bits for *exponent* increases range

- if $1 \le \text{ significand} < 10_{\text{two}} (=2_{\text{ten}})$ then number is normalized, except for number 0 which is normalized to significand 0
 - **E.g.**, $-101.001101 * 2^{111001} = -1.01001101 * 2^{111011}$ (normalized)


IEEE 754 Floating-point Standard



JEEE 754 Floating-point Standard

- Sign bit is 0 for positive numbers, 1 for negative numbers
- Number is assumed normalized and leading 1 bit of significand left of binary point (for non-zero numbers) is assumed and not shown
 - e.g., significand 1.1001... is represented as 1001...,
 - exception is number 0 which is represented as all 0s (see next slide)
 - value = (-1) sign * (1 + significand) * 2 exponent value (exp. pia)
- Exponent is biased to make sorting easier
 - all 0s is smallest exponent, all 1s is largest
 - bias of 127 for single precision and 1023 for double precision
 - therefore, for non-0 numbers:

 value = $(-1)^{sign} * (1 + significand) * 2^{(exponent bias)}$




- Special treatment of 0:
 - if exponent is all 0 and significand is all 0, then the value is 0 (sign bit may be 0 or 1)
 - if exponent is all 0 and significand is *not* all 0, then the value is $(-1)^{sign} * (1 + significand) * 2^{-127}$
 - therefore, all 0s is taken to be 0 and not 2⁻¹²⁷ (as would be for a non-zero normalized number); similarly, 1 followed by all 0's is taken to be 0 and not 2⁻¹²⁷
- Example: Represent ⊆ 0.75 ten in IEEE 754 single precision
 - decimal: $-0.75 = -3/4 = -3/2^2$
 - binary: −11/100 = −.11 = −1.1 x 2 الماسم الم


COD Ch. 5 The Processor: Datapath and Control



Implementing MIPS

- We're ready to look at an implementation of the MIPS instruction set
- Simplified to contain only
 - arithmetic-logic instructions: add, sub, and, or, slt Ark "= 12
 - memory-reference instructions: lw, sw
 - control-flow instructions: beq, j






الممسوحة ضوئيا بـ CamScanner

Implementing MIPS: the Fetch/Execute Cycle

- High-level abstract view of fetch/execute implementation
 - use the program counter (PC) to read instruction address
 - fetch the instruction from memory and increment PC
 - use fields of the instruction to select registers to read
 - execute depending on the instruction
 - repeat...



Overview: Processor Implementation Styles


- perform each instruction in 1 clock cycle (المستور على المستور ع
 - disadvantage: only as fast as slowest instruction
- Multi-Cycle (Poker.) (School)
 - break fetch/execute cycle into multiple steps of cycles
 - perform 1 step in each clock cycle (ונ שְּאַנרונגני)
 - advantage: each instruction uses only as many cycles as it needs
- الما ب بعط عالي الماري الماري
 - execute each instruction in multiple steps
 - perform 1 step / instruction in each clock cycle
- process multiple instructions in parallel —assembly line


(ألمه المواد (معمل الموسى الم



Functional Elements

- Two types of functional elements in the hardware:
 - elements that operate on data (called combinational elements)
 - elements that contain data (called state or sequential elements)






Combinational Elements

المساد ما المام مرك احتما كمت من الما الم المده

- Works as an $input \Rightarrow output$ function, e.g., ALU
- Combinational logic reads input data from one register and writes output data to another, or same, register
 - read/write happens in a single cycle combinational element cannot store data from one cycle to a future one





State Elements

- State elements contain data in internal storage, e.g., registers and memory
- All state elements together define the state of the machine
 - What does this mean? Think of shutting down and starting up again...
- Flipflops and latches are 1-bit state elements, equivalently, they are 1-bit memories
- The output(s) of a flipflop or latch always depends on the bit value stored, i.e., its state, and can be called 1/0 or high/low or true/false

 The input to a flipflop or latch can change its state depending on whether it is clocked or not...

AURCPI = 15tal Cycle


Ex) 8 just + 7stall = 15cycle

2 beforeup


Total cycle = (Itm) > # of cycle + (2)

itemstore


Total inst. Fx = 8x liberal + (2)



Think of Sbar as \overline{S} , the inverse of set (which sets Q to 1), and Rbar as \overline{R} , the inverse of reset.



equivalently with nor gates



A set-reset latch made from two cross-coupled *nand* gates is a basic memory unit.

When both Sbar and Rbar are 1, then either one of the following two states is stable:

- a) Q = 1 & Qbar = 0
- b) Q = 0 & Qbar = 1


and the latch will *continue* in the current stable state.

If Sbar changes to 0 (while Rbar remains at 1), then the latch is forced to the *exactly one* possible stable state (a). If Rbar changes to 0 (while Sbar remains at 1), the latch is forced to the *exactly one* possible stable state (b).


So, the latch *remembers* which of Sbar or Rbar was last 0 *during* the time they are both 1.

When both Sbar and Rbar are 0 the exactly one stable state is Q = Qbar = 1. However, if after that both Sbar and Rbar return to 1, the latch must then jump non-deterministically to one of stable states (a) or (b), which is undesirable behavior.

Synchronous Logic: Clocked Latches and Flipflops



in level-triggered clocking methodology either the state changes only when the clock is high or only when it is low (technologydependent)




- Latches are level-triggered
- Flipflops are edge-triggered -

٥٧٥٠ با تاد الاين إالرسة)



Clocked SR-latch


- State can change only when clock is high
- Potential problem: both inputs Sbar = 0 & Rbar = 0 will cause non-deterministic behavior




See clockedSr_latch.v in Verilog Examples

Clocked D-latch

- State can change only when clock is high
- Only single data input (compare SR-latch)
- No problem with non-deterministic behavior




See clockedD_latch.v in Verilog Examples



Clocked D-flipflop 5 to p ledel

Negative edge-triggered



See edge_dffGates.v in Verilog Examples





State Elements on the Datapath: Register File

Registers are implemented with arrays of D-flipflops

| Parmile |

Register file with two read ports and one write port






- All components that we have discussed and shall discuss can be fabricated using Verilog
- Refer to our Verilog slides and examples

- Our first implementation of MIPS will use a single long clock cycle for every instruction
- Every instruction begins on one up (or, down) clock edge and ends on the next up (or, down) clock edge
- This approach is not practical as it is much slower than a multicycle implementation where different instruction classes can take different numbers of cycles
 - in a single-cycle implementation every instruction must take the same amount of time as the slowest instruction
 - in a multicycle implementation this problem is avoided by allowing quicker instructions to use fewer cycles
- Even though the single-cycle approach is not practical it is simple and useful to understand first
- Note: we shall implement jump at the very end


Datapath: Instruction Store/Fetch & PC Increment



الملك بالملاحد (الملك على الملك الملك على الملك الملك




Animating the Datapath







Datapath: R-Type Instruction




Animating the Datapath




Datapath: Load/Store Instruction









Animating the Datapath











MIPS Datapath I: Single-Cycle




Data is either from ALU (R-type) or memory (load)


Combining the datapaths for R-type instructions and load/stores using two multiplexors


Animating the Datapath: R-type Instruction








Animating the Datapath: Store Instruction sw rt, offset (rs) Instruction Operation Register File 🚎 Euclde (1) Ef: off MemtoReg ADDR RegWrite Data RD Memory 16 MemRead


















- Control unit generates
 - ALU control input
 - write enable (possibly, read enable also) signals for each storage element
 - selector controls for each multiplexor

ALU Control

Plan to control ALU: main control sends a 2-bit ALUOp control field to the ALU control. Based on ALUOp and funct field of instruction the ALU control generates the 3-bit ALU control field



- sub for branches (ALUOp 01)
- one of and, or, add, sub, slt for R-type instructions, depending on the instruction's 6-bit funct field (ALUOp 10)

Setting ALU Control Bits

	Instruction	AluOp	Instruct	tion	Func	t F	ield	[Desired		ALU cont	trol
	opcode		operation	n a	Lfor. =	ئد	6	1	ALU action	n	input	
	LW asd 2 hor (00	load wor	•				а	ıdd		010	
2.4	SW add (00	store wo	ord	xxx	xxx	and at the	а	idd		010	
	Branch eq 🚧	01	branch e	ر <u>p</u>	Lxxx	xxx		S	subtract		110	
	R-type (عندا)	10	add		100	000	7	ā	add		010	
	R-type		subtract	(cheek	100	010	. \	S	subtract		110	
		10	AND	-	100	100		a	ind		000	
	R-type	10	OR		100	101		C	or		001	
	R-type	10	set on 1	ess	101	010	7	5	set on les	ss	111	
	المعموم بلي بره معين	ن معرد ستر سنه	25 Aly 11	inp.	لقررال	SOTTO				1		
		STATE OF THE PARTY	UOp	TO A STREET	Func	Acres de la constante	Street, said	THE	Operation			
		ALUOp1	ALUOp0	F5 F	4 F3	F2	F1	F0	100			
*~	- ! 44	0 5	0	X	XX	X	X	Χ	010			
	o in text	10 p	All Break	X	XX	Χ	X	X	110			
_	5.15: if it is X	1	Xz	X	N O	0	0	0	010			

* then there is potential conflict between line 2 and lines 3-7!

> 111 Truth table for ALU control bits


110

000


001

الا .(دام كن م تعنيز (مرط كا)


Designing the Main Control



- Observations about MIPS instruction format
 - opcode is always in bits 31-26
 - two registers to be read are always rs (bits 25-21) and rt (bits 20-16)
 - base register for load/stores is always rs (bits 25-21)
 - 16-bit offset for branch equal and load/store is always bits 15-0
 - destination register for loads is in bits 20-16 (rt) while for R-type instructions it is in bits 15-11 (rd) (will require multiplexor to select)



Datapath with Control I



Adding control to the MIPS Datapath III (and a new multiplexor to select field to specify destination register): what are the functions of the 9 control signals?

Control Signals Regge (1) 2000 and alless						
Signal Name	Effect when deasserted (0)	Effect when asserted (Acka High Sylly)				
RegDst	The register destination number for the Write register comes from the register	The register destination number for the Write register comes from the field (bits 15-11)				
RegWrite	(حدادم احد) احت الماعد (حدادم احدادم	The register on the Write register input is written with the value on the Write data input (1)				
AlLUSrc	The second ALU operand comes from the second register file output (Read data 2)	The second ALU operand is the sign-extended, ower 16 bits of the instruction				
PCSrc	The PC is replaced by the output of the adder that computes the value of PC + 4	The PC is replaced by the output of the adder that computes the branch target				
MemRead	None	Data memory contents designated by the address input are put on the first Read data output				
MemWrite	None	Data memory contents designated by the address input are replaced by the value of the Write data input				

Effects of the seven control signals


The value fed to the register Write data input


comes from the data memory

The value fed to the register Write data input


comes from the ALU

MemtoReg







Control Signals: R-Type Instruction




Control Signals: lw Instruction




Control Signals: sw Instruction




Control Signals: beq Instruction









Datapath Executing j






Load Instruction Steps w \$t1, offset(\$t2)




- 2. register (\$t2) is given by bits 25-21 of the instruction
- ALU computes sum of value read from the register file and the sign-extended lower 16 bits (offset) of the instruction
- The sum from the ALU is used as the address for the 4. (مع فقرا: د سمه الدام) data memory
- The data from the memory unit is written into the 5. register file: the destination register (\$t1) is given by bits 20-16 of the instruction


اصطرع علي المعط المعلم المعلم




Branch Instruction Steps beq \$t1, \$t2, offset

- Fetch instruction and increment PC
- 2. Read two register (\$t1 and \$t2) from the register file
- ALU performs a subtract on the data values from the register file; the value of PC+4 is added to the sign-extended lower 16 bits (offset) of the instruction shifted left by two to give the branch target address
- The Zero result from the ALU is used to decide which adder result (from step 1 or 3) to store in the PC






mplementation: ALU Control Block



Implementation: Main Control






Single-Cycle Design Problems

- Assuming fixed-period clock every instruction datapath uses one clock cycle implies: المجادة المجادة

 - cycle time determined by length of the longest instruction path (load)
 - but several instructions could run in a shorter clock cycle: waste of time
 - consider if we have more complicated instructions like floating point!
 - resources used more than once in the same cycle need to be duplicated
 - waste of hardware and chip area



Example: Fixed-period clock vs. variable-period clock in a single-cycle implementation

- unsider a machine with an additional floating point unit. Assume functional unit delays as follows - Floats Point
 - memory: 2 ns., ALU and adders: 2 ns., FPU add: \$ ns., FPU multiply: 16 ns., register file access (read or write): 1 ns.
 - multiplexors, control unit, PC accesses, sign extension, wires: \no delay
- Assume instruction mix as follows
 - all\loads take same time and comprise 31%
 - all stores take same time and comprise 21%
 - R-format instructions comprise 27%
 - branches comprise 5%
 - jumps comprise 2%
 - FP adds and subtracts take the same time and totally comprise 7%
 - FP multiplys and divides take the same time and totally comprise 7%
- Compare the performance of (a) a single-cycle implementation using a fixedperiod clock with (b) one using a variable-period clock where each instruction executes in one clock cycle that is only as long as it needs to be (not really practical but pretend it's possible!)



Solution

_		- Oreron		THE RESERVE OF A PARTY OF					
	Instruction class	Instr.	Register read	ALU oper.	Data mem.	Register write	FPU add/ sub	FPU mul/ div	Total time ns.
	Load word	r^2	1(rs)	2 (E	12	1	0	0	8
	Store word	2	1 (rs, er)	2 (E	·A) 2	0 x	0 '	0	7
	R-format	CN 2	1 (Kritt	1 2 1) 0	10	6.	0	6
	Branch	2 2 2	1 (4)	2 () 0	0 ×	0	0	5
	Jump Fela	2	X C.	َ × ر ﷺ	م درد	01	0	ð	2
	FP mul/div	2	1 Kriev	1 X 141	وبنوع	1 ~	0	16	20
	FP add/sub	12	1 (451)	HX	177	1 ~	8	0	12

- Clock period for fixed-period clock = longest instruction time = 20 ns. $(Freq = \frac{1}{20hs}) = \frac{500 \text{ MGHz}}{20hs}$ Average clock period for variable-period clock = $8 \times 31\% + 100$
- 7 × 21% + 6 × 27% + 5 × 5% + 2 × 2% + 20 × 7% + 12 × 7%

 17.0 ps. | R | Period | Per
 - Therefore, performance_{var-period} / performance_{fixed-period} = 20/7 = 2.9



Fixing the problem with singlecycle designs


- One solution: a variable-period clock with different cycle times for each instruction class
 - unfeasible, as implementing a variable-speed clock is technically difficult
- Another solution:
 - use a smaller cycle time...
 - ...have different instructions take different numbers of cycles by breaking instructions into steps and fitting each step into one cycle
 - feasible: multicyle approach!




- Break up the instructions into steps, How work cycle
 - fuet don par each step takes one clock cycle, (... Men , Rey , Aly) 8 min
 - balance the amount of work to be done in each step/cycle so that
 - so that such units do not have to be replicated
 - functional units can be shared between different cycles within one instruction
- Between steps/cycles

A 4.2.4.2

- At the end of one cycle store data to be used in later cycles of the same instruction
 - need to introduce additional internal (programmer-invisible) registers for this purpose
- Data to be used in *later instructions* are stored in programmervisible state elements: the register file, PC, memory





Breaking instructions into steps

- Our goal is to break up the instructions into steps so that
 - each step takes one clock cycle
 - the amount of work to be done in each step/cycle is about equal
 - each cycle uses at most once each major functional unit so that such units do not have to be replicated
 - functional units can be shared between different cycles within one instruction
- Data at end of one cycle to be used in next must be stored!!

15

Breaking instructions into steps

We break instructions into the following potential execution steps
 not all instructions require all the steps – each step takes one clock cycle

Instruction fetch and PC increment (IF)

2. Instruction decode and register fetch (ID).

2. Instruction decode and register fetch (ID).

3. Execution, memory address computation, or branch completion (EX)

Memory access or R-type instruction completion (MEM)

3. Memory read completion (WB)

Story John Tokker Each MIPS instruction takes from 3 – 5 cycles (steps)

Tokker Tokker Each MIPS instruction takes from 3 – 5 cycles (steps)

Step 1: Instruction Fetch & PC Increment (IF)

- Use PC to get instruction and put it in the instruction register.
 Increment the PC by 4 and put the result back in the PC.
- Can be described succinctly using RTL (Register-Transfer Language):

Step 2: Instruction Decode and Register Fetch (ID)

Read registers rs and rt in case we need them.
 Compute the branch address in case the instruction is a branch.

```
RTL: (S-S) (S-S)
```

Step 3: Execution, Address putation or Branch Completion

Exempe

 ALU performs one of four functions <u>depending</u> on instruction type

```
memory reference:

E.A ALUOUT = A + sign-extend (IR[15-0]);

R-type:

ALUOUT = A op B;

branch (instruction completes):

if (A==B) PC = ALUOUT A-B

jump (instruction completes): (1c+ sign (c2))

PC = PC[31-28] [II (IR(25-0) << 2))

Swift 1

(2+26) 2-PC in y of instruction y of
```




Step 4: Memory access or Rtype Instruction Completion

(MEM)

Memory Aco

- Again <u>depending</u> on instruction type:
- Loads and stores access memory



Step 5: Memory Read Completion (WB)

- Again <u>depending</u> on instruction type:
- Load writes back (instruction completes)

الداثا خزرنات المعلمة : MDR إلى المعلمة المالية عبراً المعلمة المالية عبراً المعلمة المالية ا

Important: There is no reason from a datapath (or control) point of view that Step 5 cannot be eliminated by performing

Reg[IR[20-16]] = Memory[ALUOut];

for loads in Step 4. This would eliminate the MDR as well.

The reason this is not done is that, to keep steps balanced in length, the design restriction is to allow each step to contain at most one ALU operation, or one register access, or one memory access.


Summary of Instruction Execution

Step name	Action for R-type instructions	Action for memory-reference instructions	Action for branches	Action for jumps				
Instruction fetch		[R = Memory[PC] (العدثارة المحير) PC = PC + 4						
Instruction decode/register fetch	ا (کد در باده ۱۸ محتور) A = Reg [IR[25-21]] B = Reg [IR[20-16]] ALUOut = PC + (sign-extend (IR[15-0]) << 2)							
Execution, address منتور computation, branch/ رمين jump completion	ALUQut = A op B	ALUOut = A + sign-extend (IR[15-0])	if (A ==B) then PC = ALUOut	PC = PC [31-28] (IR[25-0]<<2)				
Memory access or R-type completion	Reg [IR[15-11]] = ALUOut	Load: MDR = Memory[ALUOut] or Store: Memory [ALUOut] = B	*	4				
Memory read completion		Load: Reg[IR[20-16]] = MDR	×	X				




Multicycle Execution Step (1): Instruction Fetch

IR = Memory[PC];
PC = PC + 4;




Multicycle Execution Step (2): Instruction Decode & Register Fetch



Multicycle Execution Step (3): Memory Reference Instructions

(Shows a sign-extend(IR[15-0]);


ALUOut = A + sign-extend(IR[15-0]);






Multicycle Execution Step (3): ALU Instruction (R-Type)


ALUOut = A op B



Multicycle Execution Step (3): Branch Instructions




if (A == B) PC = ALUOut;






Multicycle Execution Step (3): Jump Instruction

PC = PC[31-28] concat (IR[25-0] << 2)



Multicycle Execution Step (4): Memory Access - Read (1w)

MDR = Memory[ALUOut];




Freed (loyd




Multicycle Execution Step (4): Memory Access - Write (SW)

Memory[ALUOut] = B;



Multicycle Execution Step (4): ALU Instruction (R-Type)


Reg[IR[15:11]] = ALUOUT






Multicycle Execution Step (5): Memory Read Completion (1w)

Reg[IR[20-16]] = MDR;




(3 = Browl(M=R) (5 on load MCDI) (NOID) + CPI + CCT M Front (Single = 5 - 5) Wiperiod Mimporcy cle 11)

Multicycle Datapath with Control I




.. with control lines and the ALU control block added - not all control lines are shown


Multicycle Datapath with Control II



Multicycle Control Step (1):

Fetch





Multicycle Control Step (2): Instruction Decode & Register Fetch

A = Reg[IR[25-21]]; (A = Reg[rs])


B = Reg[IR[20-15]]; (B = Reg[rt])

ALUOut = (PC + sign-extend(IR[15-0]) << 2);


Aluout = (PC + sign-extend(IR[15-0]) << 2);

Aluor | PCW |


Multicycle Control Step (3): Memory Reference Instructions




Multicycle Control Step (3): ALU Instruction (R-Type)




Multicycle Control Step (3): Branch Instructions




Multicycle Execution Step (3): Jump Instruction






Multicycle Control Step (4): Memory Access - Read (1w)


MDR = Memory[ALUOut];



Multicycle Execution Steps (4) Memory Access - Write (sw)








Multicycle Execution Steps (5) Memory Read Completion (lw)

Reg[IR[20-16]] = MDR;





Simple Questions

How many cycles will it take to execute this code?



Label:

lw \$t2, 0(\$t3) lw)\$t3, 4(\$t3)

= 21 cycle:

beq \$t2, \$t3, Label #assume not equal add \$t5, \$t2, \$t3

sw \$t5, 8(\$t3)

الكفاءة المشاتدال لمسما الشائي

What is going on during the 8th cycle of execution? = 3

Clock time-line

In what cycle does the actual addition of \$t2 and \$t3 takes place? = 16

ad & \$5, \$\$2, \$13

Ex = (16) ya = 2

الممسوحة ضوئيا بـ CamScanner



Implementing Control


- Value of control signals is dependent upon:
 - what instruction is being executed
 - which step is being performed
- Use the information we have accumulated to specify a finite state machine
 - specify the finite state machine graphically, or
 - use microprogramming
- Implementation is then derived from the specification



Review: Finite State Machines

Finite state machines (FSMs):


- a set of states and
- next state function, determined by current state and the input
- output function, determined by current state and possibly input





We'll use a Moore machine – output based only on current state


Example: Moore Machine

The Moore machine below, given input a binary string terminated by "#", will output "even" if the string has an even number of 0's and "odd" if the string has an odd number of 0's











FSM Control: R-type Instruction



FSM control to implement R-type instructions has 2 states


FSM Control: Branch Instruction



FSM control to implement branches has 1 state




FSM Control: Jump Instruction



FSM control to implement jumps has 1 state


FSM Control: Complete View




Example: CPI in a multicycle




- Assume
 - the control design of the previous slide
 - An instruction mix of <u>22% loads</u>, 11% stores, 49% R-type operations, 16% branches, and 2% jumps
- What is the CPN assuming each step requires 1 clock cycle?
- Solution:
 - Number of clock cycles from previous slide for each instruction class:
 - loads 5, stores 4, R-type instructions 4, branches 3, jumps 3
 - CPI = CPU clock cycles / instruction count
 - = Σ (instruction count_{class i} × CPI_{class i}) / instruction count
 - = Σ (instruction count_{class I} / instruction count) \times CPI_{class I}
 - $= 0.22 \times 5 + 0.11 \times 4 + 0.49 \times 4 + 0.16 \times 3 + 0.02 \times 3$





High-level view of FSM implementation: inputs to the combinational logic block are the current state number and instruction opcode bits; outputs are the next state number and control signals to be asserted for the current state




Upper half is the AND plane that computes all the products. The products are carried to the lower OR plane by the vertical lines. The sum terms for each output is given by the corresponding horizontal line

E.g., IorD = S0.S1.S2.S3 + S0.S1.S2.S3



FSM Control: ROM <u>Implementation</u>

- ROM (Read Only Memory)
 - values of memory locations are fixed ahead of time
- A ROM can be used to implement a truth table
 - if the address is m-bits, we can address 2^m entries in the ROM
 - outputs are the bits of the entry the address points to




	a	נסב	ce.	SS	0	uτ	.pı	ıτ
							_	\supset
		0	0	0	0	0	1	ļ
		0	0	1	1	1	0	0
	_	0	1	0	1	1.	.0	.0
=	3	0	1	1	1	0	0	0
=	4	1	0	0	0	0	0	0
		1	0	1	0	0	0	1
		1	1	0	0	1	1	0
		1	1	1	0	1	1	1
	-	= 3 = 4	0 0 0 = 3 0 = 4 1	0 0 0 0 0 0 = 3 0 1 = 4 1 0 1 0	0 0 0 0 0 1 = 3 0 1 0 = 4 1 0 0 1 0 1 1 1 0	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$

The size of an m-input n-output ROM is $2^m \times n$ bits – such a ROM can be thought of as an array of size 2m with each entry in the array being n bits




FSM Control: ROM vs. PLA




- First improve the ROM: break the table into two parts
 - 4 state bits give the 16 output signals 2⁴ x 16 bits of ROM
 - all 10 input bits give the 4 next state bits -2^{10} x 4 bits of ROM
 - Total 4.3K bits of ROM
- PLA is much smaller
 - can share product terms
 - only need entries that produce an active output
 - can take into account don't cares
- PLA size = $(\#inputs \times \#product-terms) + (\#outputs \times \#product-terms)$ #product-terms)
 - FSM control PLA = (10x17)+(20x17) = 460 PLA cells
- PLA cells usually about the size of a ROM cell (slightly bigger)




COD Ch. 6 Enhancing Performance with Pipelining



Assume 30 min. each task — wash, dry, fold, store — and that separate tasks use separate hardware and so can be overlapped







- IF: Instruction fetch from memory
- 2. ID: Instruction decode & register read
- 3. EX: Execute operation or calculate address
- 4. MEM: Access memory operand
- 5. WB: Write result back to register

Chapter 4 — The Processor — 4

Pipelined vs. Single-Cycle Instruction Execution: the Plan



Assume 2 ns for memory access, ALU operation; 1 ns for register access: therefore, single cycle clock 8 ns; pipelined clock cycle 2 ns.






Pipelining: Keep in Mind

- Pipelining does not reduce latency of a single task, it increases throughput of entire workload
- Pipeline rate limited by longest stage From (Jahlinger)
- potential speedup = number pipe stages

 (balanced lengths of pipe stages reduces speedup)

 max speed = # she
 - Time to fill pipeline and time to drain it when there is المسلمة slack in the pipeline reduces speedup



2. the stage lengths are 20, 20, 60, 20 min., resp. -

		Stim	المياعات المياعات	bollque)	(تعجم عرب ۱۲۰۰)
Person 1	Unpipelined finish time	Pipeline 1 finish time	Ratio unpipelined to pipeline 1	Pipeline 2 finish time	
2	120	120	1	120 240 60	1
4	240	لينتها 150	1.6	180 300	1.3
n	360	180	2	240 366	1.5
	480	210	2.2	3,00	1.6
	600	240	2.5	360	1.7
Person 4	120n	120+30(n-1)	(4)as n→∞	120+60(n-1)	2)as n→∞
inst)	and) form	7	Lmux speed up	240	6 speed up

Pipeline Performance

Assume time for stages is

100ps for register read or write


200ps for other stages

Compare pipelined datapath with single-cycle

datapath

Instr	Instr fetch	Register	ALU op	Memory	Register	Total time
	20000	read 100 ps	200ps	access 200ps	write 100 ps	800ps
sw	200ps 200ps	100 ps	200ps 200ps	200ps	×	700ps
R-format	200ps	100 ps	200ps	X	100 ps	600ps
beq	200ps	100 ps	200ps	X	X	500ps

Chapter 4 — The Processor — 8



Pipeline Speedup

number of cycles

(Note: Number of instructions > # stages)

Speedup Example

- Assume a program with N instructions: 10% (loads), 10%(stores), 50%(ALU) and 30%(branch). Assume the stage timing of:
- $CPU_Time_{scalar} = N*0.1*800 + N*0.1*700 + N*0.5*600 + N*0.3*500$ = N*600 ps
- CPU_Time_{pipeline}= (S- 1+ N)* 1* 200
- Speedup = N*600 / [(S- 1+ N)* 200]
- Register Instr Register ALU op Memory Total time Instr fetch write access read Speedup = 600N/200*N = 3800ps 200ps 200ps 100 ps 100 ps 200ps 200ps 700ps 200ps 100 ps 200ps R-format 200ps 100 ps 200ps 100 ps 600ps 200ps 200ps 100 ps 500ps


Pipeline Speedup

- If all stages are balanced
 - i.e., all take the same time
 - Time between instructions pipelined
 - = Time between instructions_{nonpipelined} Number of stages
- If not balanced, speedup is less
- Speedup due to (increased throughput)
 - Latency (time for each instruction) does not decrease not decrease




Pipelining MIPS

- What makes it easy with MIPS?
 - all instructions are same length 32bib so fetch and decode stages are similar for all instructions
 - just a few instruction formats
 - simplifies instruction decode and makes it possible in one stage
 - memory operands appear only in load/stores
 - so memory access can be deferred to exactly one later stage שני ב אור ב משני ב אור ב אור
 - one data transfer instruction requires one memory access stage multiple of





- Structural hazard: inadequate hardware to simultaneously support all instructions in the pipeline in the same clock cycle
- E.g., suppose single not separate instruction and data memory in pipeline below with one read port
 - then a structural hazard between first and fourth lw instructions



MIPS was designed to be pipelined: structural hazards are easy to avoid!

Control Hazards (Bruch)

- Branch determines flow of control
 - Fetching next instruction depends on branch عداد المالة ا
 - Pipeline can't always fetch correct instruction Still working on ID stage of branch
- In MIPS pipeline
 - Need to compare registers and compute target early in the pipeline

Add hardware to do it in ID stage

Chapter 4 — The Processor — 16


Branch 1

C

Control Hazards


 Control hazard: need to make a decision based on the result of a previous instruction still executing in pipeline

Solution 1 Stall the pipeline




Stall on Branch

 Wait until branch outcome determined before fetching next instruction



Chapter 4 — The Processor — 18



Branch Prediction

Longer pipelines can't readily determine branch outcome early

Stall penalty becomes unacceptable

Predict outcome of branch


Only stall if prediction is wrong


In MIPS pipeline

- Can predict branches not taken
- Fetch instruction after branch, with no delay


Chapter 4 — The Processor — 20


MIPS with Predict Not Taken






Chapter 4 — The Processor — 22







Data Dependences (result carrect)




- Flow dependences always need to be obeyed because they constitute true dependence on a value
- Anti and output dependences exist due to limited number of architectural registers
 - They are dependence on a name, not a value



26

Data Dependence Types

Flow dependence




Read-after-Write

Anti dependence


$$r_3 \leftarrow \begin{array}{c} r_2 \\ \hline r_1 \end{array}$$
 op $r_2 \\ \hline r_4$ op r_5

Write-after-Read

Output-dependence



Write-after-Write







Load-Use Data Hazard


- Can't always avoid stalls by forwarding
 - If value not computed when needed


Can't forward backward in time!



Reordering Code to Avoid Pipeline Stall (Software Solution)







Pipelining improves performance by increasing instruction throughput

الميه يسري تنفزضود زمن معد

- Executes multiple instructions in parallel
- Each instruction has the same latency (PI)


 (Hazara) Hazards (Lie Land of Pray Lie Land of
- Structure, data, control (علي المعادلية المعا

Instruction set design affects complexity of pipeline implementation



Pipelined Datapath

- We now move to actually building a pipelined datapath
- First recall the 5 steps in instruction execution
 - Instruction Fetch & PC Increment (IF)
 - 2. Instruction Decode and Register Read (ID)
 - 3. Execution or calculate address (EX)
 - Memory access (MEM)
 - Write result into register (WB)
- Review: single-cycle processor
 - all 5 steps done in a single clock cycle
 - dedicated hardware required for each step
- What happens if we break the execution into multiple cycles, but keep the extra hardware?




الممسوحة ضوئيا بـ CamScanner





Pipelined Datapath - Key Idea

- What happens if we break the execution into multiple cycles, but keep the extra hardware?
 - Answer: We may be able to start executing a new instruction at each clock cycle - pipelining
- ...but we shall need extra registers to hold data between cycles
 pipeline registers


عدد در انط من الافراع العدامين المعربية المعربية







Corrected Datapath



Destination register number is also passed through ID/EX, EX/MEM and MEM/WB registers, which are now wider by 5 bits



Pipelined Example

Consider the following instruction sequence:


```
lw $t0, 10($t1)
sw $t3, 20($t4)
add $t5, $t6, $t7
sub $t8, $t9, $t10
```




Pipeline Operation

- Cycle-by-cycle flow of instructions through the pipelined datapath
 - "Single-clock-cycle" pipeline diagram
 - Shows pipeline usage in a single cycle
 - Highlight resources used
 - c.f. "multi-clock-cycle" diagram
 - Graph of operation over time
- We'll look at "single-clock-cycle" diagrams for load & store


Processor — 42




Single-Clock-Cycle Diagram:



Single-Clock-Cycle Diagram:




Single-Clock-Cycle Diagram:





(Fin Vine = stry 1 -1) = 5-1 = 4






Single-Clock-Cycle Diagram:





Single-Clock-Cycle Diagram: SUB IDEX **MEMWB** IF/ID **EXMEM** PC RD1 > Zero Instruction Register File Memory RD2 ADDR Data Memory RD






Multi-Cycle Pipeline Diagram

Traditional form

	Time (in	clock cycle	es) ———						-
	CC 1	CC 2	CC 3	CC 4	CC 5	CC 6	CC 7	CC 8	CC 9
Program execution							1		
order (in instructions)									
1	F	9	E	M	W		- 1		
lw \$10, 20(\$1)	Instruction fetch	Instruction decode	Execution	Data access	Write back		,		
sub \$11, \$2, \$3		Instruction fetch	Instruction decode	Execution	Data access	Write back	•		
add \$12, \$3, \$4			Instruction fetch	Instruction decode	Execution	Data access	Write back		
lw \$13, 24(\$1)				Instruction fetch	Instruction decode	Execution	Data access	Write back	
add \$14, \$5, \$6					Instruction	Instruction decode	Execution	Data access	Write bac


Chapter 4 — The Processor — 52





- One significant difference in the execution of an R-type instruction between multicycle and pipelined implementations:
 - register write-back for the R-type instruction is the 5th (the last write-back) pipeline stage vs. the 4th stage for the multicycle implementation. Why?
 - think of structural hazards when writing to the register file...
- Worth repeating: the essential difference between the pipeline and multicycle implementations is the insertion of pipeline registers to decouple the 5 stages
- The CPI of an ideal pipeline (no stalls) is 1. Why?
- The RaVi Architecture Visualization Project of Dortmund U. has pipeline simulations - see link in our Additional Resources page
- As we develop control for the pipeline keep in mind that the text does not consider jump - should not be too hard to implement!

Recall Single-Cycle Control – the Datapath



Recall Single-Cycle – ALU Control

 Instruction	AluOp	Instruction	Funct Field	Desired	ALU control
opcode		operation		ALU action	input
ا هند مراه ال	-00	load word	xxxxx	add	010
SW. Jab	۵٥	store word	xxxxxx	add	010
Branch eq	01	branch eq	xxxxxx	subtract	110
R-type	10	add	100000	add	010
R-type	10	subtract	100010	subtract	110
R-type	10	AND	100100	and	000
R-type	10	OR	100101	or	001
R-type	10	set on less	101010	set on less	111

ALI			unc	Operation				
ALUOp1	ALUOp0	F5	F4	F3	F2	F1	F0	
0	0	Χ	Х	Х	Χ	Χ	X	010
0	1	Χ	X	X	Χ	Х	X	110
11	Х	Χ	Χ	0	0	0	0	010
1	Х	Χ	Χ	0	0	1	0	110
1	X	Χ	Χ	0	1	0	0	000
1	Χ	Χ	Χ	0	1	0	1	001
1	X	Χ	Χ	1	0	1	0	111

Truth table for ALU control bits

ecall Single-Cycle - Control Signals

Effect of control bits								
gnal Name	Effect when deasserted	Effect when asserted						
gDst gWrite	The register destination number for the Write register comes from the rt field (bits 20-16) None	The register destination number for the Write register comes from the rd field (bits 15-11) The register on the Write register input is written						
USrc	The second ALU operand comes from the second register file output (Read data 2)	with the value on the Write data input The second ALU operand is the sign-extended, lower 16 bits of the instruction						
Src	The PC is replaced by the output of the adder	The PC is replaced by the output of the adder that computes the branch target						
mRead	None	Data memory contents designated by the address input are put on the first Read data output						
emWrite	None	Data memory contents designated by the address input are replaced by the value of the Write data input						
mtoReg	The value fed to the register Write data input comes from the ALU	The value fed to the register Write data input comes from the data memory						

er-	L
ing	l
trol	

Instruction	RegDst	ALUSrc	Memto- Reg	100	Mem Read	THE RESIDENCE OF THE PARTY.	Branch	ALUOp1	ALUp0
R-format	1	0	0	1	0	0	0	1	0
lw	0	1	1	1	1	0	0	0	0
sw	Х	1	Х	0	0	1	0	0	0
beq	Х	0	X	0	0	0	1	0	1



Pipeline Control

(dimen view ()

Initial design – motivated by single-cycle datapath control – use the *same* control signals اله الله عداية وماده كاماله اله ما مهانية الم

Observe:


No separate write signal for the PC as it is written every cycle

No separate write signals for the pipeline registers as they are written every cycle

Will be modified by hazard detection

- No separate read signal for instruction memory as it is read every clock cycle
- No separate read signal for register file as it is read every clock cycle
- Need to set control signals during each pipeline stage
- Since control signals are associated with components active during a single pipeline stage, can group control lines into five groups according to pipeline stage

Pipelined Datapath with





Pipeline Control Signals



- instruction fetch | PC increment
 - instruction decode | register fetch
 - execution | address calculation




write back

		ion/Addr		culation	Memory access stage control lines			stage lir		
Instruction	Reg Dst	ALU Op1	ALU Op0	ALU Src	Branch	Mem Read	Mem Write	Reg write	Mem to Reg	
R-format	1607	1	0	(cY) 0	0	0	0	1	0	7
lw	0	0	0	imm)1	0	(1)	0	(1	1	Tivo
sw	X	0	0	(1-)1	0	0	(1)	0	Х	7
beq	X	0	1	Rfuir Visco	(1)	0	0	0	Х	المحال


Nothing to control as instruction memory read and PC write are always enabled


Pipeline Control Implementation


Pass control signals along just like the data – extend each pipeline register to hold needed control bits for succeeding stages




**Note: The 6-bit funct field of the instruction required in the EX stage to generate ALU control can be retrieved as the 6 least significant bits of the immediate field which is sign-extended and passed from the IF/ID register to the ID/EX register









الممسوحة ضوئيا بـ CamScanner





Pipelined Execution and Control





Revisiting Hazards

- So far our datapath and control have ignored hazards
- We shall revisit data hazards and control hazards and enhance our datapath and control to handle them in hardware...

0


كنبدا Haz

1)

Data Hazards and Forwarding

Problem with starting an instruction before previous are finished:





Have compiler guarantee never any data hazards!

by rearranging instructions to insert independent instructions between instructions that would otherwise have a data hazard between them,

or, if such rearrangement is not possible, insert nops

										A. A. A. Street Con. 42
	sub	\$2,	\$1, \$	3	. 160	sub	\$2,	\$1,	\$3	الدُف الله عندة الله
1 1 1 m	lw	\$10,	40 (\$	3)7	Siffer 1	nop	C XUT			35: 20 3,00
Engb c	slt	\$5,	\$6, \$	71/	2005	nop	Persone			AH - Z AM
12	a <u>nd</u>	\$12,	\$2,	\$5	or	and	\$12,	\$2,	\$5	المراجع بعدا ما الم
Stall	or	\$13,	\$6,	\$2		or	\$13,	\$6,	\$2	يه دف معرن لد ١١٨
Stall	add	\$14,	\$2,	\$2		add	\$14,	\$2,	\$2	ت د اعده م الدات
not	SW	\$15,	100(\$2)		SW	\$15,	100	(\$2)	يد المرابعة
V										Stalls

Such compiler solutions may not always be possible, and nops slow the machine down


MIPS: nop = "no operation" = 00...0 (32bits) = $s11 \, s0$,


(tero bubles


Hardware Solution: Forwarding




- Idea: use intermediate data, do not wait for result to be finally written to the destination register. Two steps:
 - . Detect data hazard (المعرف الم المعرف الم
 - 2. Forward intermediate data to resolve hazard










Forwarding Hardware: Multiplexor Control



Data Hazard: Detection and Forwarding




```
ب مشان تسخوما ول
  EX hazard
                                                           // if there is a write...
         EX/MEM.RegWrite = 1 0
                                              الاحمام المعالم // to a non-$0 register...
      and (EX/MEM.RegisterRd \neq 0) \odot
      and ( EX/MEM.RegisterRd = ID/EX.RegisterRs ) ) // which matches, then...
  ForwardA = 10
                                                             // if there is a write...
   if (
             EX/MEM.RegWrite
                                                            // to a non-$0 register...
       and (EX/MEM.RegisterRd \neq 0)
       and (EX/MEM.RegisterRd = ID/EX.RegisterRt)) // which matches, then...
  ForwardB = 10
        Forward A
        if (RS! = 0 and RS = = Rdz and EX/MEM Ray ==1) Fw= 1 (0)
if (RS! = 0 and RS = = Rd3 and WB. Ryw==1) Fus 2 (10)
elic F-M=0 (00) my sepa
             elie F-1 = 0 (00) M
```

Data Hazard: Detection and Forwarding


```
1EM hazard
        MEM/WB.RegWrite
                                                     // if there is a write...
  and (MEM/WB.RegisterRd \neq 0)
                                                     // to a non-$0 register...
  and (EX/MEM.RegisterRd ≠ID/EX.RegisterRs)
                                                     // and not already a register match
                      19=(正):かかか
                                                     // with earlier pipeline register...
  and (MEM/WB.RegisterRd D/EX.RegisterRs)) // but match with later pipeline
                                                        register, then...
ForwardA = 01
if (
                                                      // if there is a write...
         MEM/WB.RegWrite
  and (MEM/WB.RegisterRd \neq 0)
                                                     // to a non-$0 register...
  and ( EX/MEM.RegisterRd \neq ID/EX.RegisterRt ) \
                                                     // and not already a register match
                                                     // with earlier pipeline register...
  and (MEM/WB.RegisterRd/= ID/EX.RegisterRt)) // but match with later pipeline
                                                        register, then...
ForwardB = 01
This check is necessary, e.g., for sequences such as add $1, $1, $2; add $1, $1, $3; add $1, $1, $4;
```


(array summing?), where an earlier pipeline (EX/MEM) register has more recent data



the load instruction

Pipelined Datapath with Control II (as before)







Mechanics of Stalling المنااعد المناطق المناطق

- If the check to stall verifies, then the pipeline needs to stall only 1 clock cycle after the load as after that the forwarding unit can resolve the dependency
- What the hardware does to stall the pipeline 1 cycle: مانعد
 - does not let the IF/ID register change (disable write!) this will معادد دعنده the instruction in the ID stage to repeat, i.e., stall رواند المعادد المعادد
 - therefore, the instruction, just behind, in the IF stage must be stalled as well so hardware does not let the PC change (disable write!) this will cause the instruction in the IF stage to repeat, i.e., stall
 - changes all the EX, MEM and WB control fields in the ID/EX pipeline register to 0, so effectively the instruction just behind the load becomes a nop a bubble is said to have been inserted into the pipeline
 - note that we cannot turn that instruction into an nop by 0ing all the bits in the instruction itself recall nop = 00...0 (32 bits) because it has already been decoded and control signals generated

Forwarding

Datapath with forwarding hardware, the hazard detection unit and controls wires — certain details, e.g., branching hardware are omitted to simplify the drawing

IF/ID.RegisterRs IF/ID.RegisterRt IF/ID.RegisterRt

IF/ID.RegisterRd

ID/EX.RegisterR

م (ما تيغرالغيه م


EXMEM.RegisterRe

MEMWB.RegisterRo





Stalling Resolves a Hazard

Same instruction sequence as before for which forwarding by itself could not resolve the hazard:



Hazard detection unit inserts a 1-cycle bubble in the pipeline, after which all pipeline register dependencies go forward so then the forwarding unit can handle them and there are no more hazards






- Problem with branches in the pipeline we have so far is that the branch decision is not made till the MEM stage so what instructions, if at all, should we insert into the pipeline following the branch instructions?
- Possible solution: stall the pipeline till branch decision is known
 - not efficient, slow the pipeline significantly!
- Another solution: predict the branch outcome
 - e.g., always predict branch-not-taken continue with next sequential instructions
 - if the prediction is wrong have to flush the pipeline behind the branch – discard instructions already fetched or decoded – and continue execution at the branch target

Doing Better than Stalling Fetch

- Rather than waiting for true-dependence on PC to resolve, just guess/nextPC = PC+4/to keep fetching every cycle
 - Is this a good guess?

1.1

What do you lose if you guessed incorrectly?



Expect "nextPC = PC+4" ~86% of the time, but what about the remaining 14%?

More Sophisticated Direction Prediction




- Compile time (static)
 - Always not taken
 - Always taken
 - BTFN (Backward taken) forward not taken)
 - Profile based (likely direction)
 - Program analysis based (likely direction)
- Run time (dynamic) = Ex. JUWI (JUST (WILL))

 Last time prediction (single-bit) Nor MAN (NT6)
 - Two-bit counter based prediction
 - Two-level prediction (global vs. local)
 - Hybrid

92

Predicting Branch-not-taken: Misprediction delay



The outcome of branch taken (prediction wrong) is decided only when beq is in the MEM stage, so the following three sequential instructions already in the pipeline have to be flushed and execution resumes at 1w

Branch = 3 bylob) 35ch

Optimizing the Pipeline to Reduce Branch Delay

- Move the branch decision from the MEM stage (as in our current pipeline) earlier to the ID stage
 - adder from the MEM stage to the ID stage inputs to this adder, the PC value and the immediate fields are already available in the IF/ID pipeline register
 - calculating the branch decision is efficiently done, e.g., for equality test, by XORing respective bits and then ORing all the results and inverting, rather than using the ALU to subtract and then test for zero (when there is a carry delay)
 - with the more efficient equality test we can put it in the ID stage without significantly lengthening this stage – remember an objective of pipeline design is to keep pipeline stages balanced

we must correspondingly make additions to the forwarding and hazard detection units to forward to or stall the branch at the ID stage in case the branch decision depends on an earlier result




- Change the semantics of a branch instruction
 - Branch after N instructions

Branch after N cycles
 Idea: Delay the execution of a branch. N instructions

- Idea: Delay the execution of a branch. N instructions (delay slots) that come after the branch are always executed regardless of branch direction.
- Problem: How do you find instructions to fill the delay slots?
 - Branch must be independent of delay slot instructions
- Unconditional branch: Easier to find instructions to fill the delay slot
- Conditional branch: Condition computation should not depend on instructions in delay slots → difficult to fill the delay slot




Delayed Branching (II)





Fancy Delayed Branching (III)


- Delayed branch with squashing(In SPARC)
 - If the branch falls through (not taken), the delay slot instruction is not executed
 - Why could this help?





Delayed Branching (IV)


- Advantages:
 - + Keeps the pipeline full with useful instructions in a simple way assuming
 - 1. Number of delay slots == number of instructions to keep the pipeline full before the branch resolves (by and in section) cycle of primitive primitive and a primitive primitive and a primi
 - 2. All delay slots can be filled with useful instructions
- Disadvantages:
 - -- Not easy to fill the delay slots (even with a 2-stage pipeline)
 - 1. Number of delay slots increases with pipeline depth, superscalar execution width
 - 2. Number of delay slots should be variable with variable latency operations. Why?
 - -- Ties ISA semantics to hardware implementation
 - -- SPARC, MIPS, HP-PA: 1 delay slot
 - -- What if pipeline implementation8changes with the next design?






Reducing Branch Delay

Move hardware to determine outcome to ID stage



Data Hazards for Branches


If a comparison register is a destinate 2nd or 3rd preceding ALU instruction



Can resolve using forwarding

Data Hazards for Branches

- If a comparison register is a destination of preceding ALU instruction or 2nd preceding load instruction
 - Need 1 stall cycle



Flushing on Misprediction


Same strategy as for stalling on load-use data hazard...

Zero out all the control values (or the instruction itself) in pipeline registers for the instructions following the branch that are already in the pipeline – effectively turning them into nops so they are flushed


in the optimized pipeline, with branch decision made in the ID stage, we have to flush only one instruction in the IF stage – the branch delay penalty is then only one clock cycle

Flash Just

Optimized Datapath for Branch



Branch decision is moved from the MEM stage to the ID stage — simplified drawing not showing enhancements to the forwarding and hazard detection units






Impact of Stall on Performance

- Each stall cycle corresponds to 1 lost ALU cycle
- For a program with N instructions and S stall cycles,

 Average CPI=(N+S)/N
- S depends on
 - frequency of RAW dependences
 - exact distance between the dependent instructions
 - distance between dependences

106

Simple Example: Comparing Performance I



assume 2 ns for memory access, 2 ns for ALU operation, 1 ns for register read or write

assume gcc instruction mix 23% loads 13% stores, 19% branches, 2% jumps, 43% ALU

for pipelined execution assume

150% of the loads are followed immediately by an instruction that uses the result of the load DAW (read aft. With Hazard)

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1975

1


jumps always incur 1 clock cycle delay so their average time is 2

(Two chick cycle dein


الممسوحة ضوئيا بـ CamScanner


س بل عنون وزن لمستآ مدار

Simple Example: Comparing PerformanceII



Simple Example: Comparing Performance III





parelly) I is it is it deed in Add + (ouplohe in)

Strong


Computer Organization


Slide Sources: Patterson & Hennessy COD book site (copyright Morgan Kaufmann) adapted and supplemented


COD Ch. 7 Large and Fast: Exploiting Memory Hierarchy

(sostan) is man to con sin *

MB? 1,2GB? TB?








طرية على الكافية من كالكونية Projein كالكونية

Focus on any two adjacent levels - called, upper (closer to CPU) and lower (farther from CPU) - in the memory hierarchy, che or in) because each block copy is always between two adjacent levels [hit rate = hit. lacess] Terminology: block: minimum unit of data to move between levels hit: data requested is in upper level miss: data requested is not in upper level hit rate: fraction of memory accesses that are hits (i.e., found at upper level) miss rate: fraction of memory accesses that are not hits hir him عنول hir تعدد انا الله miss rate = 1 - hit rate ■ الدمن عتم ا كتشن اله المات hit time: time to determine if the access is indeed a hit + time to ومعد ان ومعدد access and deliver the data from the upper level to the CPU المارة اعرام + (سعس) miss penalty time to determine if the access is a miss + time to replace block at upper level with corresponding block at lower level + time to deliver the block to the CPU Caches By simple example 14B) assume block size = one word of data Cache مادوم سرمردد ۱۸ ماری سدوی حدد کرار دید (۱۸ ماری X4 X4 Reference to X_n X1 X1 causes miss so Xn - 2Xn - 2it is fetched from memory Xn - 1Xn - 1X2 X2 Xn) حالقاء رج (Cache Jusque X3 b After the reference to Xn a Before the reference to Xn **Issues:** how do we know if a data item is in the cache? if it is, how do we find it? if not, what do we do? Solution depends on cache addressing scheme...



irect Cache Example

Lo way = 1 way is Set size = 1 [# set = # block]

(المدراد بيسيد اياها) Para مريض A cache is direct-mapped and has 64 KB data. Each block contains 32 bytes. The address is 32 bits wide. What are the sizes of the tag, index, and block offset fields? Doffset = 1092 Size block

block = Size coch offset = 5 (since each block contains 2^5)

bits in block offset = 5 (since each block contains 2^5)

- Jo 216/25 = 211 = 2K plack
- bytes) $\frac{1}{2}$ blocks in cache = $\frac{64 \times 1024}{32} / \frac{1024}{32} = \frac{16}{2048}$ blocks
 - So # bits in index field = 11 (since there are 2^11 log 2 K = log 2" = 11 bit blocks)
- # bits in tag field = $\frac{32}{L}$ $\frac{5}{2}$ $\frac{11}{2}$ = $\frac{16}{2}$ (the rest!)()

K-way Cache Example

• A cache is 4-way set-associative and has 64 KB data. Each block contains 32 bytes. The address is 32 bits wide. What are the sizes of the tag, index, and block offset fields?

off: 109232 = 5


 # bits in block offset = 5 (since each block contains 2^5 bytes)

• # blocks in cache = $64 \times 1024 / 32 \neq 2048 (2^{11})$

sets in cache = 2048 / \bigcirc = 512 (2^9) sets (a set is 4 $2^{11}/2^{2}$ = $2^{11}/2^{2}$ blocks kept in the cache for each index)

- So # bits in index field = 9

bits in tag field = 32 - 5 - 9 = 18



How do we know which particular block is stored in a cache location?

- Store block address as well as the data
- Actually, only need the high-order bits
- Called the tag


What if there is no data in a location?

- Valid bit: 1 = present, 0 = not present
- Initially 0

Direct Mapped Cache

Addressing scheme in direct mapped cache:

- cache block address = memory block address **mod** cache size (unique) if cache size = 200 cache address = lower in bits of n-bit memory address
- remaining upper n-m bits kept kept as tag bits at each cache block



8-blocks, 1 word/block, direct mapped

Initial state Mem=32 words (or blocks

II	Illai St	ąιe,	Mem =	-32	words	01	DIOC
901104	-Index	BV (811)	Tag	Data	= = 7		
(Cache)	000	N (not valid)					
والمردية المادية الماد	001	N					
V=0 65	010	N					
	011	N					
	100	N					
	101	N					
	110	N					
	111	N					
		Meta.	data 7	~	6	adı dal	ال م

rmera dara7

= Cache 112P 8 Block of July

& Block Data + 8 Tag + 8 Valid bit+ 8 madeses

Addresses

Cache Example

1									
	Word a	ddr	Binary ad	ldr	Hit/miss	Cache block	= -		
addi			= 10 110			110			
(NO) mico ravig	عدماند عدد	ع = 6 الم مح يستنز	addres ind	رمو الا داله پی	بال 709 كاريد كالماري عال 22) الماري شام (3	nes = (3)			
(No) wico valid) W. (6)	ر صت عل		8	= addio = 6 (3	Pit) o's	\$ 110 (Sang or)		
ن الشخه الانس	Index	V	Tag	Dat	a		ماد (۱۰) نابع القسه		
Cyche in France	000	N					(Fag)		
men. Mer.	001	N							
Miss again is (ache in risposione men. is zerily (ache 1120) jois Alvalid Missign yes)	010	N]		
(yes)	011	N]		
	100	N							
	101	N					1 20		
	110	W	10	Me	^{وز} [<mark>10110]س</mark>	ا ادا تابعرصد، در السمة M	8 =		
_	111	N							

Chapter 5 — Large and Fast: Exploiting Memory Hierarchy — 14

Cache Example

111



				PRINCIPAL PRINCI		The state of the s	
	Word a	ddr	Binary ac	ldr	Hit/miss	Cache block	
	26		11 010		Miss	010	
	26' (11) Tag (3	11.8=2 31= EV	(منيس)	<u>)</u>	() () () () () () () () () ()	ادم مراده م	اکمدن ال در المحملات الر (درانم
المارين ا	Index	V	Tag	Dat	a		
	000	N					
	001	N		-			
1. J. Ci. 1. A.	010	Y(no)	11	Mei	m[11010]		= 2 1
ا مُناهَ ا	011	N					
140 Cold	100	N	-				
ا مَلْ أَلَا الْمُ	101	N					
*	110	Υ	10	Mei	m[10110]		

Cache Example

 May اخارت نو المحالمة ا

Index	V	Tag	Data
000 .	N		
001	N		
010	YUS	11 2	Mem[11010]
011	N		
100	N		
101	N		
110	Y =	10	Mem[10110]
111	N		

Chapter 5 — Large and Fast: Exploiting Memory Hierarchy — 16

Cache Example

Word addr	Binary addr	Hit/miss	Cache block
2= Fin 16 16128=0	10000	Miss Miss	000
و - 3/3 3 3/3 - 0	00 011	Miss	011
16	10 000	Hit	000

Index	V	Tag	Data
000	Y	10/	Wem[10000] (Miss)-
001	N		
010	Υ	11	Mem[11010]
011	Y	00	Mem[00011] (200 miss)
100	N		
101	N		
110	Υ	10	Mem[10110]
111	N		


Cache Example


MI


	Word	addr	Binary addr		Hit/miss	Cache block	
	18	18 18/2=2 10/01		0	Miss	010	
Jun 1 21 ag	١ سئون تمدلسي	مر بد م	عنى الشرط ال	ついいち	عدع: ا بالم ا		
tmy)) asi Ment	11010] Lon	[121]	11) 26 (010	لدية (ر کیدا ش	<u>`</u>	
1111 /		V	Tag	Da			
وحود (۱۵) مث مت وسلم اذا رح الاهلادي	ومود ۲ 000 مث		10	Mem[10000]			100 C).L
اذا ع الاعد	001	N		A PROCESS			Conflict
155 Culict	010	Y	10	Mem[10010]			Miss :Tag
Com	011	Υ	00	Ме	m[00011]		mismatch
درام دی دران	100	N					
عضوة وعرش	101	N					
ر معلقة الجرسية المرسة المرسة المرسية	110	Υ	10	Me	m[10110]		
وصعدة الجرمرة	111	N					

Chapter 5 — Large and Fast: Exploiting Memory Hierarchy — 18

Direct Mapped Cache lay= 32-10-2 Address showing bit positions What kind of 31 30 - - - 13 12 11 - - 2 1 0 MIPS style: locality are we Data Frictaking advantage of? => temp -in IN = 210 index=10 ال ديم محمد على (لفن اذامع عم ١٨ ال 2 1021 1022 1023 -1024 Cache with 1024 1-word blocks: byte offset (least 2 significant bits) is ignored and next 10 bits used to index into cache







Direct Mapped Cache: Taking Advantage of Spatial Locality Cache replacement in large (multiword) blocks:

word read miss. read entire block from main memory word write miss. cannot simply write word and tag!

writing in a write-through cache: " ()


- if write hit, i.e., tag of requested address and and cache entry are equal, continue as for 1-word blocks by replacing word and writing block to both cache and memory
- if write miss, i.e., tags are unequal, fetch block from memory, replace word that caused miss, and write block to both cache and memory
- therefore, unlike case of 1-word blocks, a write miss with a multiword block causes a memory read

Direct Mapped Cache: Taking Advantage of Spatial Locality

- Miss rate falls at first with increasing block size as expected, but, as block size becomes a large fraction of total cache size, miss rate may go up because
 - there are few blocks

competition for blocks increases

blocks get ejected before most of their words are accessed (*thrashing* in cache)






Example Problem



- How many total bits are required for a direct-mapped cache with 128 KB of data and 1-word block size, assuming a 32-bit address?
- (2^{15}) words = $2^{(5)}$ blocks Cache data = 128 KB = 2¹⁷ bytes
- Cache entry size = block data bits + tag bits + valid bit
- 48 bits Therefore, cache size = $(2^{15}) \times 48$ bits = (5×48) $2^{15} \times (1.5 \times 32)$ bits $\neq 1.5 \times 2^{20}$ bits = 1.5 Mbits
 - data bits in cache = 128 KB × 8 = 1 Mbits







Example Problem


- How many total bits are required for a direct-mapped cache with 128 KB of data and 4-word block size, assuming a 32-bit address?
- Cache size = $128 \text{ KB} = 2^{17} \text{ bytes} = 2^{15} \text{ words} = 2^{13} \text{ blocks}$
- Cache entry size = block data bits + tag bits + valid bit = 128 + (32 - (13) - (2) + 1 = 144 bits
- Therefore, cache size = $2^{13} \times 144$ bits = 213 \times (1.25 \times 128) bits = 1.25 \times 2²⁰ bits = 1.25 Mbits
 - data bits in cache = $128 \text{ KB} \times 8 = \sqrt{1 \text{ Mbits}}$
 - total cache size/actual cache data = 1.25 (ver hand)





Example Problem

Consider a cache with 64 blocks and a block size of 16 bytes. What block number does byte address 1200 map to?



As block size = 16 bytes:

byte address 1200 ⇒ block address \[1200/16 () = 75 \]
As cache size = 64 blocks:

As cache size = 64 blocks:

block address $75 \Rightarrow$ cache block $(75 \mod 64)$

Byle in Blow Cache JI 20,

Improving Cache Performance

Use split caches for instruction and data because there is more spatial locality in instruction references:

Program	Block size in words	Instruction miss rate	Data miss rate	Effective combined imiss rate
gcc	1	6.1%	2.1%	5.4%
	4 Size =	₽ 2.0%	1.7%	1.9%
spice	1 =	1.2%	1.3%	1.2%
=	4 3127=	→ 0.3%	0.6%	0.4%

Miss rates for gcc and spice in a MIPS R2000 with one and four word block sizes

كفي مدن اتوا اكراسة من المن النف العنت كريدنا لكر ال Make reading multiple words (higher bandwidth) possible by increasing physical or logical width of the system...

Improving Cache Performance by Increasing Bandwidth word 'I ji y cache block of 4 words (one cycle) cycle 2 address buffer (1 bus trip) 15 clock cycles for each memory data access 4x15 = Trans. Time 1 clock cycle to send data to memory data buffer (1 bus trip) block Bus Memor Memor Memory Memor bank 0 bank 1 Interleaved memory units compete for bus b. Wide memory organization Memory bankin 4 word wide memory and bus 4 word wide memory only (بعدة ال + 1*15 + 1*1 = 17 cycles 1 +1*15 + 4*1 = 20 cycles y address parrall L ded a. One-word-wide memory organization حادارية Miss penalties 1 + 4*15 + 4*1 = 65 cycles Performance

- Simplified model assuming equal read and write miss penalties:
 - CPU time = (execution cycles + memory stall cycles) × cycle time
 - memory stall cycles = memory accesses × miss rate × miss penalty
- Therefore, two ways to improve performance in cache:
 - decrease miss rate
 - decrease miss penalty
 - what happens if we increase block size?

 | Cocalin | Miss Rake prints Penalty



Example Problems

- Assume for a given machine and program:
 - instruction cache miss rate 2% hir Pak =98%.
 - hir = 96% data cache miss rate 4%
 - miss penalty always 40 cycles -- (ا مالعث المات)
 - CPI of 2 without memory stalls = p(cHY)
 - frequency of load/stores 36% of instructions
- How much faster is a machine with a perfect cache that never 1. misses?
- What happens if we speed up the machine by reducing its CPI 2. to 1 without changing the clock rate?
- What happens if we speed up the machine by doubling its 3. clock rate, but if the absolute time for a miss penalty remains same?



Solution

Assume instruction count = $I \supset$

| CPI = 18 مراحراح العرام العون

Instruction miss cycles = $I \times 2\% \times 40 = 0.8 \times I$

Data $miss_1$ cycles = $I \times 36\% \times 4\% \times 40 = [0.576 \times I]$

So, total memory-stall cycles = $0.8 \times I + 0.576 \times I = 1.376 \times I$

in other words, 1.376 stall cycles per instruction

Therefore, CPI with memory stalls = 2 + 1.376 = 3.376

Assuming instruction count and clock rate remain same for a perfect cache and a cache that misses:

CPU time with stalls / CPU time with perfect cache

= 3.376 / 2 = 1.688

(mis) الم المناه = مرده ا طاف وك (لا mis) Performance with a perfect cache is better by a factor of 1.688



Solution (cont.)

2.

- [CPI without stall = 1]
- CPI with stall = 1 + 1.376 = 2.376
 - (clock has not changed so stall cycles per instruction remains same)
- CPU time with stalls / CPU time with perfect cache
 - = CPI with stall / CPI without stall
 - = 2.376
- Performance with a perfect cache is better by a factor of




Solution (cont.)


3.

- With doubled clock rate, miss penalty = $2 \times 40 = 80$ clockcycles
- Stall cycles per instruction = $(I \times 2\% \times 80) + (I \times 36\% \times 4\% \times 80) = 2.752 \times I$
- faster machine with cache miss has CPI = 2 + 2.752 = 4.752
- CPU time with stalls / CPU time with perfect cache 🔟 🖰 🗠
 - = CPI with stall / CPI without stall
 - = 4.752 / 2 = 2.376
- Performance with a perfect cache is better by a factor of 2.376
- Conclusion: with higher clock rate cache misses "hurt more" than with lower clock rate


Decreasing Miss Rates with Associative Block Placment mapped: one unique cache location for each memory block cache block address = memory block address mod cache size associative: each memory block can locate anywhere in all cache entries are searched (in parallel) to locate block Set associative: each memory block can place in a unique set of cache locations – if the set is of size n it is n-way set-associative cache set address = memory block address mod num of sets in cache 20 351 all cache entries in the corresponding set are searched (in parallel) to Fully locate block (صوا بتا م بكرة ميا عدد م عاده الله جه الله الله على ١١-١١م Increasing degree of associativity reduces miss rate increases hit time because of the parallel search and then fetch Decreasing Miss Rates with Associative Block Placment Set Associative Fully Associati act Block # 01234567 1 Ser Set # 0 1 2 3 DASEY JI Data Data Data 8 block ho $12 \mod 4 = 0$ - $12 \mod 8 = 4$ Tag Search Search Search cpu : blut addies)1 user Location of a memory block with address 12 in a cache with 8 blocks with different degrees of associativity

Decreasing Miss Rates with Associative Block Placment





الممسوحة ضوئيا بـ CamScanner







Solution (cont.)

Address of memory	Hit or	Conte	nts of cache bl	ocks after refer	ence
block accessed	miss	Block 0	Block 1	Block 2	Block 3
0	miss	Memory[0]			
15/28×4/	miss	Memory[0]	Memory[8]	, block)1	
- mis b	✓ [hit]	Memory[0]	Memory[8]	(انفامي	
3/5/6	× miss	Memory[0]	Memory[8]	Memory[6]	
1 m 8	✓ hit	Memory[0]	Memory[8]	Memory[6]	
4.46 Cache conter	nts after e	ach reference –	red indicates	new entry add	ed
//					





Performance with Setssociative Caches



4 size cach, & miss Rate 6 & capacing miss 6 (Conflictmiss

A # of ways 6 & Conflict miss Decreasing Miss Penalt **Multilevel Caches**

Add a second-level cache hit has he this Rate we mis

primary cache is on the same chip as the processor

الد الم

- use SRAMs to add a second-level cache, sometimes off-chip, between main memory and the first-level cache
- if miss occurs in primary cache second-level cache is accessed
- if data is found in second-level cache miss penalty is access time of second-level cache which is much less than main memory access time
- if miss occurs again at second-level then main memory access is required and large miss penalty is incurred

Design considerations using two levels of caches:

- try and optimize the hit time on the 1st level cache to reduce clock cycle
- try and optimize the *miss rate on the 2nd level cache* to reduce memory access penalties
- In other words, 2nd level allows 1st level to go for speed without "worrying" about failure...



Example Problem

- Assume a 500 MHz machine with To South 2
 - ه base CPI 1.0 (عليه ۱۶۱۹) در عليه المالي الم
 - main memory access time 200 ms. miss rate 5% -> Wir =95%
- How much faster will the machine be if we add a second-level cache with 20ns access time that decreases the miss rate to 2%?



Solution

- Miss penalty to main = (200 ns / (2 ns)) clock cycle) = 100 clock cycles
- Effective CPI with one level of cache
- = Base CPI + Memory-stall cycles per instruction = 1.0 + 5% × 100 = 6.0

With two levels of cache, miss penalty to second-level cache

- = 20 ns / (2 ns / clock cycle) = 10 clock cycles
- Effective CPI with two levels\of cache
- ▶ = Base CPI + Primary stalls per instruction

+ Secondary stall per instruction $= 1 + 5\% \times 10 + 2\% \times 100 = 3.5$

Therefore, machine with secondary cache is faster by a factor of

$$6.0 / 3.5 = 1.71$$

