

تنظيم حاسوب

للطالبة المبدعة
فيحاء الحديدي

إرادة - ثقة - تغيير

COD Ch. 1

Computer Abstractions and Technology

Introduction

- Rapidly changing field:

- vacuum tube -> transistor -> IC -> VLSI

- doubling every 1.5 years: Moore's law تضاعف الترانزستور عدد

- memory capacity

- processor speed (due to advances in technology and hardware organization)

- cute example: if Boeing had kept up with IBM we could *fly from Bangkok to HCM City in 10 minutes for 5 baht (2000 dong) !!*

- Things we'll be learning:

- how computers work, what's a good design, what's not
- how to make them – *yes, we will actually build working computers!!*
- issues affecting modern processors (e.g., caches, pipelines)

The Five Classic Components of a Computer

- Input (mouse, keyboard, ...)
- Output (display, printer, ...)


Memory

- main (DRAM), cache (SRAM)
- secondary (disk,

CD, DVD, ...)

- Datapath } Processor
- Control } (CPU)

له بتكم من Data
مكتبة خشي من اي طريق
شع الا لا صبارتو صي



Our Primary Focus

- The processor (CPU)...
 - datapath
 - control
- ...implemented using millions of transistors
- ...impossible to understand by looking at individual transistors
- we need...


Abstraction

(برگزیدد انگریزیتہ پہا پیریا! یا صبا)

- Delving into the depths reveals more information, but...
- An abstraction omits "unneeded" detail, helps us cope with complexity

High-level language program (in C)


```
swap(int v[], int k)
{int temp;
 temp = v[k];
 v[k] = v[k+1];
 v[k+1] = temp;
}
```



Assembly language program (for MIPS)

```
swap:
  muli $2, $5, 4
  add $2, $4, $2
  lw $15, 0($2)
  lw $16, 4($2)
  sw $16, 0($2)
  sw $15, 4($2)
  jr $31
```

- From the figure on the right, how does abstraction help the programmer and how does she avoid too much detail?



machine language (binary)


Binary machine language program (for MIPS)

```
000000001010000100000000000011000
00000000100011100001100000100001
10001100011000100000000000000000
10001100111100100000000000000100
10101100111100100000000000000000
10101100011000100000000000000100
0000001111100000000000000001000
```

instr. or program
1,0


The Instruction Set: a Critical Interface

software



instruction set

hardware



(error) bugs

مقطع اول است
مست موجود است
set

(تبعاً) cct نظر تفت
صدار instr. مست

* مستطیفة یعنی عمل program
الموجوده فی العالم

Instruction Set Architecture

(back word complexity)

■ A very important abstraction:

- **interface** between **hardware** and **low-level software**
- **standardizes** instructions, machine language bit patterns, etc.
- **advantage: allows different implementations of the same architecture**
- **disadvantage: sometimes prevents adding new innovations**

انحال instr. الموصولة من instr. set
المصدرية
Compiler
Assembler
مع لغة المنفذ
عداد new
Archit.

■ Modern instruction set architectures:

- 80x86/Pentium/K6, PowerPC, DEC Alpha, MIPS, SPARC, HP

What is Computer Architecture? Easy Answer


Computer Architecture =
Instruction Set Architecture +
Machine Organization

نبرس على instr. set Arch.
سوال H-W يلي بعينه
كيف اترجم ال instr.


كيفية Components
تفاعل مع ال Comp.
التاليين، كيف يصير بينهم interaction
Combination

What is Computer Architecture?

Better (More Detailed) Answer



Forces on Computer Architecture



COD Ch. 2

The Role of Performance

Performance ^{دقة} ^{Correctness} ^(لقد اناج يكون) + performance

- *Performance is the key to understanding underlying motivation for the hardware and its organization*
- Measure, report, and summarize performance to enable users to
 - make intelligent choices
 - see through the marketing hype!
- *Why is some hardware better than others for different programs?*
- *What factors of system performance are hardware related? (e.g., do we need a new machine, or a new operating system?)*
- *How does the machine's instruction set affect performance?*

What do we measure? Define performance....

Airplane	Passengers	Range (mi)	Speed (mph)
Boeing 737-100	101	630	598
Boeing 747	470	4150	610
BAC/Sud Concorde	132	4000	1350
Douglas DC-8-50	146	8720	544

- How much faster is the Concorde compared to the 747?
- How much bigger is the Boeing 747 than the Douglas DC-8?
- So which of these airplanes has the best performance?!

Computer Performance: TIME, TIME, TIME!!!

- Response Time (elapsed time, latency):** *Performance (R.T) بلان (الوقت) (second)*
 - how long does it take for *my* job to run?
 - how long does it take to execute (start to finish) *my* job?
 - how long must *I* wait for the database query?
- Throughput:** *الوقت الذي يستغرقه تنفيذ عدد من العمليات (Hof Jump Complete) (الوقت الذي يستغرقه تنفيذ عدد من العمليات)*
 - how *many* jobs can the machine run at once?
 - what is the *average* execution rate?
 - how *much* work is getting done?
- مما لا يشترط* **Processors** *مما لا يشترط*
 - If we upgrade a machine with a new processor what do we increase?
 - If we add a new machine to the lab what do we increase?

Execution Time

Elapsed Time

- counts everything (*disk and memory accesses, waiting for I/O, running other programs, etc.*) from start to finish
 - a useful number, but often not good for comparison purposes
- elapsed time = CPU time + wait time (I/O, other programs, etc.)

(لفظة البداية حتى لفظه) ϕ time
 البداية
 CPU time
 CPU time
 (مجموع)

- doesn't count waiting for I/O or time spent running other programs
- can be divided into *user CPU time* and *system CPU time* (OS calls)

$$\text{CPU time} = \text{user CPU time} + \text{system CPU time}$$

$$\Rightarrow \text{elapsed time} = \text{user CPU time} + \text{system CPU time} + \text{wait time}$$

- Our focus: *user CPU time* (*CPU execution time* or, simply, *execution time*)

- time spent executing the lines of code that are *in our program*

Definition of Performance

- For some program running on machine X:

$$\text{Performance}_X = 1 / \text{Execution time}_X$$

(كوما ينادل)
 Exc. time
 (performance)

- X is n times faster than Y means:

$$\frac{\text{perf}_X}{\text{perf}_Y} = n$$

دوافع الاحتياج كالمادة X اسرع بـ n كقرارات من Y

$$\text{Performance}_X / \text{Performance}_Y = n$$

E : Execution

$$\frac{E_Y}{E_X} = n$$


Clock Cycles

- Instead of reporting execution time in seconds, we often use *cycles*. In modern computers hardware events progress cycle by cycle: in other words, each event, e.g., multiplication, addition, etc., is a sequence of cycles

$$\frac{\text{seconds}}{\text{program}} = \frac{\text{cycles}}{\text{program}} \times \frac{\text{seconds}}{\text{cycle}}$$

حساب اصاب E.T. للبرنامج حسب التردد
تغير بطريقة صافية افرقا على المقادير
انه احدث عدد من cycle له اعداد البرنامج

- Clock ticks* indicate start and end of cycles:




اذا احدث اعداد cycle (period) time
فان كل cycle يكون زمني
E.T. = cycle × (period)

- cycle time* = time between ticks = seconds per cycle
- clock rate (frequency)* = cycles per second (1 Hz. = 1 cycle/sec, 1 MHz. = 10^6 cycles/sec)
- Example:* A 200 Mhz clock has a $\frac{1}{200 \times 10^6} \times 10^9 = 5$ nanoseconds cycle time $\Rightarrow \text{period} = \frac{1}{F}$

CPU Clocking

- Operation of digital hardware governed by a constant-rate clock



- Clock period: duration of a clock cycle
 - e.g., $250\text{ps} = 0.25\text{ns} = 250 \times 10^{-12}\text{s}$ $\Rightarrow \text{clock} = \frac{1}{250 \times 10^{-12}}$
- Clock frequency (rate): cycles per second
 - e.g., $4.0\text{GHz} = 4000\text{MHz} = 4.0 \times 10^9\text{Hz}$

Performance Equation I

$$E.T \text{ in seconds} = \frac{\text{seconds}}{\text{program}} = \frac{\text{cycles}}{\text{program}} \times \frac{\text{seconds}}{\text{cycle}} \quad \left(T = \frac{1}{F} \right)$$

equivalently

$$\text{CPU execution time for a program} = \text{CPU clock cycles for a program} \times \text{Clock cycle time}$$

إذا بهد اصدار E.T (بمقدار) $T = (1/F)$
 (بمقدار) $E.T = \text{cycles} \times \text{clock cycle time}$
 (بمقدار) $E.T = \text{cycles} \times \text{clock cycle time}$
 (بمقدار) $E.T = \text{cycles} \times \text{clock cycle time}$


So, to improve performance one can either:

- reduce the number of cycles for a program, or
- reduce the clock cycle time, or, equivalently,
- increase the clock rate

$$[\text{Freq} \uparrow \Leftrightarrow \text{clock cycle} \downarrow \Leftrightarrow E.T \downarrow \Leftrightarrow \text{Perf} \uparrow]$$

How many cycles are required for a program?


Could assume that # of cycles \neq # of instructions



This assumption is incorrect! Because:

- Different instructions take different amounts of time (cycles)
- Why...?

How many cycles are required for a program?



Multiplication takes more time than addition

Floating point operations take longer than integer ones

Accessing memory takes more time than accessing registers

Important point: changing the cycle time often changes the number of cycles required for various instructions because it means changing the hardware design. More later...

الحلقة
المسوحة
السيرة

$$T-E = 6 \text{ sec}$$

$$S_{B-A} = \frac{96}{6} = 1.66 = \underline{B > A}$$

$$= \frac{6}{10} \Rightarrow \underline{A < B}$$

Example

$$\left[\begin{array}{l} \# \text{ cycle} = 4 \times 10^9 \\ \text{los} = \# \times \frac{1}{400 \text{ MHz}} \\ E-T = \# \text{ cycle} \times \text{period} \end{array} \right]$$

- Our favorite program runs in 10 seconds on computer A, which has a 400MHz. clock. $\Rightarrow \frac{1}{400 \text{ MHz}} E-T = 10 \text{ s}$
- We are trying to help a computer designer build a new machine B, that will run this program in 6 seconds. The designer can use new (or perhaps more expensive) technology to substantially increase the clock rate, but has informed us that this increase will affect the rest of the CPU design, causing machine B to require 1.2 times as many clock cycles as machine A for the same program.

تغيير سرعة الساعة
تغيير فترة البرنامج

- What clock rate should we tell the designer to target?

عدد دورات الساعة
تغيير 1.2

تغيير سرعة الساعة
تغيير فترة البرنامج
(machine B)

$$E-T = 4 \times 10^9 \times 1.2 \times \frac{1}{F} = 6 \text{ second}$$

$$F = \frac{4.8}{6} \times 10^9 = 800 \text{ MHz}$$

$$\frac{10}{6} = \frac{\text{PAB}}{\text{PMA}} = \frac{1}{1.2}$$

$$1.6 = \left[\frac{10}{6} \right]$$

تغيير سرعة الساعة
تغيير فترة البرنامج
تغيير 1.2

CPU Time Example

Computer A: 2GHz clock, 10s CPU time $\Rightarrow \# \text{ of cycles} = E \cdot T \cdot F$

Designing Computer B

Aim for 6s CPU time

Can do faster clock, but causes $1.2 \times$ clock cycles

How fast must Computer B clock be?

$$\text{Clock Rate}_B = \frac{\text{Clock Cycles}_B}{\text{CPU Time}_B} = \frac{1.2 \times \text{Clock Cycles}_A}{6\text{s}}$$

$$\text{Clock Cycles}_A = \text{CPU Time}_A \times \text{Clock Rate}_A$$

$$= 10\text{s} \times 2\text{GHz} = 20 \times 10^9$$

$$\text{Clock Rate}_B = \frac{1.2 \times 20 \times 10^9}{6\text{s}} = \frac{24 \times 10^9}{6\text{s}} = 4\text{GHz}$$



Terminology

- A given program will require:
 - some number of instructions (machine instructions)
 - some number of cycles
 - some number of seconds

We have a vocabulary that relates these quantities:

period = $\frac{1}{F}$ \leftarrow cycle time (seconds per cycle) (S) $\frac{1}{F}$ = ثانٍ لكل دورة (الجزء العشري)

clock rate (cycles per second) Hz or $\frac{1}{S}$

(average) CPI (cycles per instruction) \leftarrow عدد الدورات لكل تعليمة (المتوسط)

a floating point intensive application might have a higher average CPI

MIPS (millions of instructions per second)

this would be higher for a program using simple instructions

Performance Measure

- Performance is determined by execution time
- Do any of these other variables equal performance?
 - # of cycles to execute program?
 - # of instructions in program?
 - # of cycles per second?
 - average # of cycles per instruction? CPI
 - average # of instructions per second?
- Common pitfall: thinking one of the variables is indicative of performance when it really isn't

Performance Equation II

(Iron rule) instr. count

$$\text{CPU execution time for a program} = \frac{\text{Instruction count for a program}}{\left(\frac{\text{cycle}}{\text{instr.}}\right)} \times \text{Clock cycle time}$$

$\frac{1}{F} = T$

- Derive the above equation from Performance Equation I

صفحة (CPI)

$$\text{Clock Cycles} = \text{Instruction Count} \times \text{Cycles per Instruction}$$

$$\text{CPU Time} = \frac{\text{Instruction Count} \times \text{CPI} \times \text{Clock Cycle Time}}{\text{Clock Rate (Freq)}}$$

$$= \frac{\text{Instruction Count} \times \text{CPI}}{\text{Clock Rate}}$$

CPI Example I

Suppose we have two implementations of the same instruction set architecture (ISA). For some program:

- machine A has a clock cycle time of 10 ns. and a CPI of 2.0
- machine B has a clock cycle time of 20 ns. and a CPI of 1.2

- Which machine is faster for this program, and by how much?
- If two machines have the same ISA, which of our quantities (e.g., clock rate, CPI, execution time, # of instructions, MIPS) will always be identical?

ET = execution time

$$\frac{E \cdot T_A}{E \cdot T_B} \text{ (B over A)} = \text{if the number is less than 1, B is faster}$$

Instr. Count

$$\frac{E \cdot A}{E \cdot B} = \frac{\text{Instr. Count A} \times \text{CPI}_A \times \text{Period}_A}{\text{Instr. Count B} \times \text{CPI}_B \times \text{Period}_B} = \frac{2 \times 2 \times 10}{1.2 \times 20} = 1.67$$

CPI Example

- Computer A: Cycle Time = 250ps, CPI = 2.0
- Computer B: Cycle Time = 500ps, CPI = 1.2
- Same ISA
- Which is faster, and by how much?

$$\text{CPU Time}_A = \text{Instruction Count} \times \text{CPI}_A \times \text{Cycle Time}_A$$

$$= 1 \times 2.0 \times 250\text{ps} = 1 \times 500\text{ps}$$

A is faster...

$$\text{CPU Time}_B = \text{Instruction Count} \times \text{CPI}_B \times \text{Cycle Time}_B$$

$$= 1 \times 1.2 \times 500\text{ps} = 1 \times 600\text{ps}$$

$$\frac{\text{CPU Time}_B}{\text{CPU Time}_A} = \frac{1 \times 600\text{ps}}{1 \times 500\text{ps}} = 1.2$$

$$\text{CPU Time}_A$$

...by this much

CPI in More Detail

- If different instruction classes take different numbers of cycles

$$\text{Clock Cycles} = \sum_{i=1}^n (\text{CPI}_i \times \text{Instruction Count}_i)$$

Clock Cycles: *عدد دورات الساعة للبرمجيات*
 CPI: *عدد دورات الساعة لكل instruction*
 Instruction Count: *عدد instruction*
 Family: *بنفس العائلة*

Weighted average CPI

$$\text{CPI} = \frac{\text{Clock Cycles}}{\text{Instruction Count}} = \sum_{i=1}^n \left(\text{CPI}_i \times \frac{\text{Instruction Count}_i}{\text{Instruction Count}} \right)$$

Relative frequency: $\frac{80}{100} = 80\%$
نسبة instruction

CPI Example II

Compiler designer trying to decide between two code sequences for a particular machine.
 Performance: *معدل الأداء*
 Compiler: *مترجم البرمجيات*
 Instructions: $2 \times A$ (multiplication), $A + A$, $A \times 2$, $A \ll 2$ (shift left by 2)

- A compiler designer is trying to decide between two code sequences for a particular machine.
- Based on the hardware implementation, there are three different classes of instructions: Class A, Class B, and Class C, and they require 1, 2 and 3 cycles (respectively).
- The first code sequence has 5 instructions: 2 of A, 1 of B, and 2 of C.
- The second sequence has 6 instructions: 4 of A, 1 of B, and 1 of C.

Calculating clock cycles for each sequence:
 Sequence 1: $2 \times 1 + 1 \times 2 + 2 \times 3 = 10$ clock cycles
 Sequence 2: $4 \times 1 + 1 \times 2 + 1 \times 3 = 9$ clock cycles
 CPI for Sequence 1: $\frac{10}{5} = 2$
 CPI for Sequence 2: $\frac{9}{6} = 1.5$
 How much faster? $\frac{10}{9} \approx 1.11$ times faster.

- Which sequence will be faster? How much? What is the CPI for each sequence?

CPI Example

- Alternative compiled code sequences using instructions in classes A, B, C

Class	A	B	C
CPI for class	1	2	3
IC in sequence 1	2	1	2
IC in sequence 2	4	1	1

Cycle per Inst.
 انا اطلب في اول
 Ipc
 (Ins. per cycle)

لدينا سينتريال
 (Parallel machine)

$$CPI = \frac{\text{Clock Cycles}}{\text{Instruction Count}} = \sum_{i=1}^n \left(CPI_i \times \frac{\text{Instruction Count}_i}{\text{Instruction Count}} \right)$$

Sequence 1:

IC = 5

$$CPI = 1 * 2/5 + 2 * 1/5 + 3 * 2/5 = 2.0$$

Clock cycle = 10

Sequence 2:

IC = 6

$$CPI = 1 * 4/6 + 2 * 1/6 + 3 * 1/6 = 1.5$$

clock cycle = 9

Pitfall: MIPS as a Performance Metric

- MIPS: Millions of Instructions Per Second

لا نستطيع
 Inst Count
 program
 حيز

Doesn't account for

- Differences in ISAs between computers
- Differences in complexity between instructions

$$MIPS = \frac{\text{Instruction count}}{\text{Execution time} \times 10^6}$$

$$= \frac{\text{Instruction count}}{\frac{\text{Instruction count} \times CPI}{\text{Clock rate}} \times 10^6} = \frac{\text{Clock rate}}{CPI \times 10^6}$$

inst. كم
 قدرات الفيزيائية
 من الشارة

Unit / E.T

مليون
 mips
 من الشارة
 performance
 E.T يكون اقل للاول

فترتوا
 CPI
 Inst.
 set
 وكه انجازها

- CPI varies between programs on a given CPU

MIPS Example

E.T (افضل)

$$\text{Sys.} \rightarrow \text{Fren} \rightarrow \text{Per} = \frac{1}{500 \text{ M}} = 2 \text{ms}$$

- Two different compilers are being tested for a 500 MHz machine with three different classes of instructions: Class A, Class B, and Class C, which require 1, 2 and 3 cycles (respectively). Both compilers are used to produce code for a large piece of software.
- Compiler 1 generates code with 5 billion Class A instructions, 1 billion Class B instructions, and 1 billion Class C instructions.
- Compiler 2 generates code with 10 billion Class A instructions, 1 billion Class B instructions, and 1 billion Class C instructions.

$$\text{Mips} = \frac{\text{Inst. Count}}{\text{E.T}} = \frac{5 \times 10^9 \times 1 + 1 \times 10^9 \times 2 + 1 \times 10^9 \times 3}{20 \times 10^{-6}} = \frac{10 \times 10^9}{20 \times 10^{-6}} = 500 \text{ Million}$$

$$\text{Mips} = \frac{10 \times 10^9 \times 1 + 1 \times 10^9 \times 2 + 1 \times 10^9 \times 3}{15 \times 10^{-6}} = \frac{15 \times 10^9}{15 \times 10^{-6}} = 1000 \text{ Million}$$

$$10 + 2 + 3 = 15 \text{ bill. cycle}$$

$$\text{E.T} = 15 \times 10^9 \times 2 \text{ms} = 30 \times 10^6$$

$$\text{Mips} = \frac{12 \times 10^9}{30 \times 10^6} = 400 \text{ Million}$$

$$\text{E.T} = 10 \text{ bill} \times 2 \text{ms} = 20 \times 10^6$$

- Which sequence will be faster according to MIPS?
- Which sequence will be faster according to execution time?

بلي ك ان E.T افضل هو (1) هو ان MIPS بلي ك ان افضل هو الثاني

كمان الجواب الثاني بلي ك million ومان وحدة ال (Mips)

Benchmarks

Application
 Software
 نيشه ايشه البتبع (ليكون) Application

- Performance best determined by running a real application
 - use programs typical of expected workload
 - or, typical of expected class of applications e.g., compilers/editors, scientific applications, graphics, etc.
- Small benchmarks
 - nice for architects and designers
 - easy to standardize
 - can be abused!
- Benchmark suites
 - Perfect Club: set of application codes
 - Livermore Loops: 24 loop kernels
 - Linpack: linear algebra package
 - SPEC: mix of code from industry organization



SPEC (System Performance Evaluation Corporation)

- Sponsored by industry but independent and self-managed – trusted by code developers and machine vendors
- Clear guides for testing, see www.spec.org
- Regular updates (benchmarks are dropped and new ones added periodically according to relevance)
- Specialized benchmarks for particular classes of applications
- Can still be abused..., by selective optimization!



SPEC History

- First Round: SPEC CPU89
 - 10 programs yielding a single number
- Second Round: SPEC CPU92
 - SPEC CINT92 (6 integer programs) and SPEC CFP92 (14 floating point programs)
 - compiler flags can be set differently for different programs
- Third Round: SPEC CPU95
 - new set of programs: SPEC CINT95 (8 integer programs) and SPEC CFP95 (10 floating point)
 - single flag setting for all programs
- Fourth Round: SPEC CPU2000
 - new set of programs: SPEC CINT2000 (12 integer programs) and SPEC CFP2000 (14 floating point)
 - single flag setting for all programs
 - programs in C, C++, Fortran 77, and Fortran 90

CINT2000 (Integer component of SPEC CPU2000)

Program	Language	What It Is
164.gzip	C	Compression
175.vpr	C	FPGA Circuit Placement and Routing
176.gcc	C	C Programming Language Compiler
181.mcf	C	Combinatorial Optimization
186.crafty	C	Game Playing: Chess
197.parser	C	Word Processing
252.eon	C++	Computer Visualization
253.perlbnk	C	PERL Programming Language
254.gap	C	Group Theory, Interpreter
255.vortex	C	Object-oriented Database
256.bzip2	C	Compression
300.twolf	C	Place and Route Simulator

CFP2000 (Floating point component of SPEC CPU2000)

Program	Language	What It Is
168.wupwise	Fortran 77	Physics / Quantum Chromodynamics
171.swim	Fortran 77	Shallow Water Modeling
172.mgrid	Fortran 77	Multi-grid Solver: 3D Potential Field
173.applu	Fortran 77	Parabolic / Elliptic Differential Equations
177.mesa	C	3-D Graphics Library
178.galgel	Fortran 90	Computational Fluid Dynamics
179.art	C	Image Recognition / Neural Networks
183.quake	C	Seismic Wave Propagation Simulation
187.facerec	Fortran 90	Image Processing: Face Recognition
188.ammp	C	Computational Chemistry
189.lucas	Fortran 90	Number Theory / Primality Testing
191.fma3d	Fortran 90	Finite-element Crash Simulation
200.sixtrack	Fortran 77	High Energy Physics Accelerator Design
301.apsi	Fortran 77	Meteorology: Pollutant Distribution

SPEC CPU2000 reporting

- Refer SPEC website www.spec.org for documentation
- Single number result – geometric mean of normalized ratios for each code in the suite
- Report precise description of machine
- Report compiler flag setting

SPEC License #						APPLICATED BY:			
Reference Time						AMD Athlon™ 1.4GHz			
Benchmark	Reference Time	Base Runtime	Base Ratio	H Runtime	Ratio	200	400	600	900
169_wwtwave	1600	766	478	769	644				
171_owimc	3.00	339	797	339	797				
172_fnglid	1800	525	343	525	343				
173_apsalu	2.00	500	400	467	457				
177_owess	1400	252	556	225	621				
178_gmge	2900	461	629	461	630				
179_ait	2600	725	359	701	371				
183_eqrate	1100	403	323	337	386				
187_execec	1900	358	531	357	531				
188_owtop	2100	591	372	585	376				
189_lucres	2000	654	306	631	317				
191_fm3d	2.00	434	483	434	483				
200_owatalk	1.00	366	301	311	354				
301_owpi	2600	714	364	714	364				


Specialized SPEC Benchmarks

- I/O
- Network
- Graphics
- Java
- Web server
- Transaction processing (databases)

$$\text{max speedup} = \frac{100}{20} = 5$$
 (الجزء المتأثر) $\frac{100}{20}$ = 5 (الجزء المتأثر من وقت التنفيذ)

Amdahl's Law

- Execution Time After Improvement = $\frac{\text{Execution Time Unaffected} + (\text{Execution Time Affected} / \text{Rate of Improvement})}{\text{Rate of Improvement}}$



Example:

- Suppose a program runs in 100 seconds on a machine, with multiply responsible for 80 seconds of this time.

$$S = \frac{100}{E \cdot T_{new}}$$

- How much do we have to improve the speed of multiplication if we want the program to run 4 times faster? $\frac{100}{25} = 4$

- How about making it 5 times faster? $\frac{100}{20} = 5$

Design Principle: Make the common case fast

$$20 = 20 + \frac{80}{5} = 36$$

$$25 = 20 + \frac{80}{4} = 40$$

Pitfall: Amdahl's Law

- The performance improvement to be gained from using some faster mode of execution is limited by the fraction of the time the faster mode can be used.
- Improving an aspect of a computer and expecting a proportional improvement in overall performance

$$T_{\text{improved}} = \frac{T_{\text{affected}}}{\text{improvement factor}} + T_{\text{unaffected}}$$

$S = \frac{\text{total time}}{\text{time improved}}$
 $T_{\text{total}} = \frac{1}{SL} + 1 - r_{\text{aff}}$
 local speed up (area)

Example: multiply accounts for 80s/100s

How much improvement in multiply performance to get 5x overall?

$$20 = \frac{80}{n} + 20$$

(total time / time improved) ∞ (مساوية المقادير)

(Amdahl's Law) $S = \frac{1}{25\%} = 4$

Can't be done!

Corollary: make the common case fast



Examples

① $T_{\text{improved}} = 5 + \frac{5}{5} = 6$
 ② $\text{Speedup} = \frac{10}{6} = 1.6$

Suppose we enhance a machine making all floating-point instructions run five times faster. The execution time of some benchmark before the floating-point enhancement is 10 seconds.

$$S = \frac{1}{\frac{50\%}{5} + (1 - 50\%)}$$

local speed up = 5
 effective area (area)

What will the speedup be if half of the 10 seconds is spent executing floating-point instructions?

We are looking for a benchmark to show off the new floating-point unit described above, and want the overall benchmark to show a speedup of 3. One benchmark we are considering runs for 100 seconds with the old floating-point hardware.

$$3 = \frac{1}{\frac{x}{5} + (1-x)}$$

$x = 10 - x$
 $x = 0.83$
 $\text{Time} = 0.83 \times 10 = 8.35$

How much of the execution time would floating-point instructions have to account for in this program in order to yield our desired speedup on this benchmark?

$$T = S \times T_{\text{improved}}$$



Summary

- Performance is specific to a particular program
 - total execution time is a consistent summary of performance
- For a given architecture performance increases come from:
 - increases in clock rate (without adverse CPI affects)
 - improvements in processor organization that lower CPI
 - compiler enhancements that lower CPI and/or instruction count
- *Pitfall:* expecting improvement in one aspect of a machine's performance to affect the total performance
- You should not always believe everything you read! Read carefully! See newspaper articles, e.g., Exercise 2.37!!



Computer Organization

SPIM Example Program: add2numbersProg2.asm

Program adds 10 and 20

```


.text                # text section
.globl main          # call main by SPIM

main:
    la $t0, value    # load address 'value' into $t0
    lw $t1, 0($t0)   # load word 0(value) into $t1
    lw $t2, 4($t0)   # load word 4(value) into $t2
    add $t3, $t1, $t2 # add two numbers into $t3
    sw $t3, 8($t0)   # store word $t3 into 8($t0)

    .data            # data section
value: .word 10, 20, 0 # load data integers. Default data
                                # start address 0x10010000(= value)
    
```

Parse the machine code for these two instructions!

MIPS Memory Usage as viewed in SPIM



MIPS Assembler Directives

مقادير الذاكرة
data size

Common Data Definitions:

- `.word`** w₁...w_n
 - store n 32-bit quantities in successive memory words

بعض 4 byte لكل Variable
 - `.half`** h₁, ..., h_n
 - store n 16-bit quantities in successive memory halfwords

بعض 2 byte
 - `.byte`** b₁, ..., b_n
 - store n 8-bit quantities in successive memory bytes

بعض 1 byte
 - `.ascii`** str
 - store the string in memory but do not null-terminate it
 - strings are represented in double-quotes "str"
 - special characters, eg. \n, \t, follow C convention

String
 - `.asciiz`** str
 - store the string in memory and null-terminate it

String
- شأن الذاكرة
النتيجة*
- String*
- string termination*
- String*

MIPS Assembler Directives

مقادير الذاكرة

Common Data Definitions:

Float operation
↓
Byte

- `.float`** f₁, ..., f_n
 - store n floating point single precision numbers in successive memory locations

بعض 32 bit
- `.double`** d₁, ..., d_n
 - store n floating point double precision numbers in successive memory locations

بعض 64 bit
- `.space`** n
 - reserves n successive bytes of space
- `.align`** n
 - align the next datum on a 2ⁿ byte boundary. For example, **`.align 2`** aligns next value on a word boundary. **`.align 0`** turns off automatic alignment of **`.half`**, **`.word`**, etc. till next **`.data`** directive

SPIM Example Program: storeWords.asm

Program shows memory storage and access (big vs. little endian)

```
.data
here: .word 0xabc89725, 100
      .byte 0, 1, 2, 3
      .asciiz "Sample text"
there: .space 6
      .byte 85
      .align 2
      .byte 32

      .text
      .globl main

main:
      la $t0, here
      lbu $t1, 0($t0)
      lbu $t2, 1($t0)
      lw  $t3, 0($t0)
      sw  $t3, 36($t0)
      sb  $t3, 41($t0)
```

SPIM's memory storage depends on the underlying machine: Intel 80x86 processors are **little-endian!**

Word placement in memory is exactly same in big or little endian – a copy is placed.

Byte placement in memory depends on if it is big or little endian. In big-endian bytes in a Word are counted from the byte 0 at the left (most significant) to byte 3 at the right (least significant); in little-endian it is the other way around.

Word access (lw, sw) is exactly same in big or little endian – it is a copy from register to a memory word or vice versa.

Byte access depends on if it is big or little endian, because bytes are counted 0 to 3 from left to right in big-endian and counted 0 to 3 from right to left in little-endian.

SPIM Example Program: swap2memoryWords.asm

Program to swap two memory words

```
.data          # load data
.word 7
.word 3

.text
.globl main

main:
      lui $s0, 0x1001 # load data area start address 0x10010000
      lw  $s1, 0($s0)
      lw  $s2, 4($s0)
      sw  $s2, 0($s0)
      sw  $s1, 4($s0)
```

SPIM Example Program: branchJump.asm

```
## Nonsense program to show address calculations for
## branch and jump instructions
```

```
.text                # text section
.globl main          # call main by SPIM
```

```
# Nonsense code
# Load in SPIM to see the address calculations
main:
```

```
    j label
    add $0, $0, $0
    beq $8, $9, label
    add $0, $0, $0
    add $0, $0, $0
    add $0, $0, $0
    add $0, $0, $0
```

```
label:
    add $0, $0, $0
```

SPIM Example Program: procCallsProg2.asm

```
## Procedure call to swap two array words
```

```
.text
.globl main

main:

load para- { la      $a0, array
meters for { addi    $a1, $0, 0
swap

save return { addi    $sp, $sp, -4
address $ra { sw      $ra, 0($sp)
in stack

jump and   { jal     swap
link to swap

restore   { lw      $ra, 0($sp)
return   { addi    $sp, $sp, 4
address

jump to $ra { jr     $ra

#      equivalent C code:
#      swap(int v[], int k)
```

```
{
#      int temp;
#      temp = v[k];
#      v[k] = v[k+1];
#      v[k+1] = temp;
#      }
# swap contents of elements $a1
# and $a1 + 1 of the array that
# starts at $a0
swap:  add    $t1, $a1, $a1
        add    $t1, $t1, $t1
        add    $t1, $a0, $t1
        lw     $t0, 0($t1)
        lw     $t2, 4($t1)
        sw     $t2, 0($t1)
        sw     $t0, 4($t1)
        jr     $ra
```

```
.data
array: .word 5, 4, 3, 2, 1
```

MIPS: Software Conventions for Registers

0	zero	constant 0
1	at	reserved for assembler
2	v0	results from callee
3	v1	returned to caller
4	a0	arguments to callee
5	a1	from caller: caller saves
6	a2	
7	a3	
8	t0	temporary: caller saves
...		(callee can clobber)
15	t7	

16	s0	callee saves
...		(caller can clobber)
23	s7	
24	t8	temporary (cont'd)
25	t9	
26	k0	reserved for OS kernel
27	k1	
28	gp	pointer to global area
29	sp	stack pointer
30	fp	frame pointer
31	ra	return Address (HW): caller saves

SPIM System Calls

- System Calls (syscall)
 - OS-like services

Method

- load system call code into register $\$v0$ (see following table for codes)
- load arguments into registers $\$a0, \dots, \$a3$
- call system with SPIM instruction `syscall`
- after call return value is in register $\$v0$, or $\$f0$ for floating point results

برصاح Service ف (operating system)
 برصاح ا على (system calls)
 (interact base) رطاد (system calls)
 \$v0 الرقم الخطه داظه صوليين فقر حوج ليعود ال (system calls)
 call system عينا برصاح ف argument مع برصاح ال \$a0, \$a3
 اذا برصاح اشيا برصاح ال \$f0 or \$v0

SPIM System Call Codes

Service	Code (put in \$v0)	Arguments	Result
print_int	1	\$a0=integer (الرقم الطبيعي)	
print_float	2	\$f12=float (رقم اعشاري مع فاصلة عشرية)	
print_double	3	\$f12=double	
print_string	4	\$a0=addr. of string	
read_int	5	int in \$v0 (الرقم الطبيعي)	
read_float	6	float in \$f0	
read_double	7	double in \$f0	
read_string	8	\$a0=buffer, \$a1=length	
sbrk	9	\$a0=amount (B)	addr in \$v0
exit	10		

اذا بر ايج
int

اذا بيد
انتهى ان
Sum

SPIM Example Program: systemCalls.asm

```
## Enter two integers in
## console window
## Sum is displayed
.text
.globl main
```

main:

la \$t0, value

li \$v0, 5 ← system call code for read_int

syscall

sw \$v0, 0(\$t0) ← result returned by call

li \$v0, 5

syscall

sw \$v0, 4(\$t0)

lw \$t1, 0(\$t0)

lw \$t2, 4(\$t0)

add \$t3, \$t1, \$t2

sw \$t3, 8(\$t0)

li \$v0, 4 ← system call code for print_string

la \$a0, msg1 ← مخزن في

syscall

argument to print_string call

li \$v0, 1

move \$a0, \$t3 ← system call code for print_int

syscall

argument to print_int call

li \$v0, 10

syscall ← system call code for exit

.data

value: .word 0, 0, 0

msg1: .asciiz "Sum = "

صفره في
data segment
اذا بر ايج
نتيجة
مخزن في
نتيجة
مخزن في

COD Ch. 3

Instructions: Language of the Machine

Instructions: Overview

- Language of the machine (لغة الآلة) ← instr.
- More primitive than higher level languages, e.g., no sophisticated control flow such as while or for loops (أبسط من لغات المستوى الأعلى، على سبيل المثال، لا يوجد تدفق تحكم متطور)
- Very restrictive (مقتصر جداً) RISC
 - e.g., MIPS arithmetic instructions
- We'll be working with the MIPS instruction set architecture
 - inspired most architectures developed since the 80's
 - used by NEC, Nintendo, Silicon Graphics, Sony
 - the name is not related to millions of instructions per second!
 - it stands for microcomputer without interlocked pipeline stages! (معالج ميكرو حاسوب بدون مراحل خط أنابيب متشابكة)
- Design goals: maximize performance and minimize cost and reduce design time (أهداف التصميم: ① تعظيم الأداء ② تقليل التكلفة ③ تقليل وقت التصميم)

MIPS Arithmetic

- All MIPS arithmetic instructions have 3 operands
- Operand order is fixed (e.g., destination first)

Example:

instr. كود ال
السانس الطول
(32 bit) التعميمات

C code: $A = (B) + C$ compiler's job to associate variables with registers

MIPS code: add \$s0, \$s1, \$s2

Generic name: add
↓
mips

Reg 1 (Source 1)
↓
s2 ← s0 + s1

(Destination)
↓
Source 2

MIPS Arithmetic

- Designing يكون بسيطاً ومنتظماً Format يكون بسيطاً ومنتظماً
- Design Principle 1: simplicity favors regularity.** instr. order (same) operand all the time Source 1, Source 2, Dis.
 - Translation: Regular instructions make for simple hardware!
 - Simpler hardware reduces design time and manufacturing cost.*

- Of course this complicates some things...

C code: $A = B + C + D;$
 $E = F - A;$

البيانج الحمله اطرافها
عند الحاجة صالحة

السادس (Source) مع سرعة اسرع كذا
تتعارض مع فكرة
السادس (Source) مع سرعة اسرع كذا

MIPS code (arithmetic):

```

add $t0, $s1, $s2
add $s0, $t0, $s3
sub $s4, $s5, $s0
    
```

Statement (op) High level language two statement assembly language

three operand instr.

Allowing variable number of operands would simplify the assembly code but complicate the hardware.

two statement
↓
three statement
↓
instr. counter
↓
حيز

Performance penalty: high-level code translates to denser machine code.

MIPS Arithmetic

البرامج تكون مبنية على (Reg.)

المعمارية MIPS

- Operands must be in registers – only **32 registers** provided (which require 5 bits to select one register). Reason for small number of registers:
 - صحيح لا يزيد عن 32 بت (لاختياره) (بمعنى عدد البتات) (0-31) $2^5 = 32$ بت
- Design Principle 2: smaller is faster. Why?**
 - Electronic signals have to travel further on a physically larger chip increasing clock cycle time.
 - Smaller is also cheaper!


Cost - Performance - Size
 16, 32, 64 bits

Registers vs. Memory

one cycle
 4 cycle
 2 cycle memory

Compiler


- Arithmetic instructions operands must be in registers
 - MIPS has 32 registers (load/store Arch. (معمارية الذاكرة)) (معمارية الذاكرة) (معمارية الذاكرة)
- Compiler associates variables with registers
- What about programs with lots of variables (arrays, etc.)? Use *memory*, *load/store* operations to transfer data from memory to register – if not enough registers *spill registers* to memory
- MIPS is a load/store architecture*



Reg. (داتا) (Data Path) (داتا) (CPU)


Memory Organization

- Viewed as a large single-dimension array with access by *address*
- A memory address is an *index* into the memory array
- Byte addressing* means that the index points to a byte of memory, and that the unit of memory accessed by a load/store is a byte




Memory Organization

- Bytes are load/store units, but most data items use larger *words*
- For MIPS, a word is 32 bits or 4 bytes




- 2^{32} bytes with byte addresses from 0 to $2^{32}-1$
- 2^{30} words with byte addresses 0, 4, 8, ... $2^{32}-4$
 - i.e., words are aligned
 - what are the least 2 significant bits of a word address?



Load/Store Instructions

- Load and store instructions
- Example:

C code: $A[8] = h + A[8];$
 Dist. load instruction
 address of memory
 memory address



- MIPS code (load): `lw $t0, 32($s3)`
 - (arithmetic): `add $t0, $s2, $t0`
 - (store): `sw $t0, 32($s3)`
- Load word has destination first, store has destination last
 - Remember MIPS arithmetic operands are registers, not memory locations

- therefore, words must first be moved from memory to registers using loads before they can be operated on; then result can be stored back to memory

Store instruction: `sw $t0, 32($s3)`
 * ثابت الذاكرة add بقدر Access الذاكرة من memory مكان الذاكرة لـ load في الذاكرة بساطعها
 arith. الرجوع الذاكرة store
 رجوع الذاكرة من memory

Memory Operand Example 2

- C code:

$A[12] = h + A[8];$
 index 8
 هنا 8 مظهر
 المخلقة الذاكرة
 4 byte (8x4=32)

- h in $\$s2$, base address of A in $\$s3$
- Compiled MIPS code:

- Index 8 requires offset of 32
- `lw $t0, 32($s3)` # Load word
 - `add $t0, $s2, $t0`
 - `sw $t0, 48($s3)` # store word



A MIPS Example

$\$2$ $\$5$
 (multi) $\text{offset} \times K$ (مضاعفة) offset (مضاعف) offset (مضاعف) offset (مضاعف)
 (Add) offset (مضاعف) offset (مضاعف) offset (مضاعف)
 (LW) offset (مضاعف) offset (مضاعف) offset (مضاعف)


Can we figure out the assembly code?

```

swap(int v[], int k);
{
    int temp;
    temp = v[k];
    v[k] = v[k+1];
    v[k+1] = temp;
}
    
```

الفرق عند كذا بر اصب
 Const. (K)
 مطلوب اصبه من Code
 K يلبطها index
 offset
 swap
 consecutive element
 Array
 V

Jump rchm
 \$31
 Fun swap
 استنادا رجوع معلوما استنادا



So far we've learned:

- MIPS**
 - loading words but addressing bytes
 - arithmetic on registers only

Instruction Meaning


Instruction	Meaning
add \$s1, \$s2, \$s3	$\$s1 = \$s2 + \$s3$
sub \$s1, \$s2, \$s3	$\$s1 = \$s2 - \$s3$
lw \$s1, 100(\$s2)	$\$s1 = \text{Memory}[\$s2 + 100]$
sw \$s1, 100(\$s2)	$\text{Memory}[\$s2 + 100] = \$s1$

Dist Source
 effective address
 base offset
 manually

4 bytes address
 4 bytes addressible

Memory Organization: Big/Little Endian Byte Order


Bytes in a word can be numbered in two ways:



Memory Organization: Big/Little Endian Byte Order

- SPIM's memory storage depends on that of the underlying machine
 - Intel 80x86 processors are **little-endian**
 - because SPIM *always shows* words from left to right a "mental adjustment" has to be made for little-endian memory as in Intel PCs in our labs: start at right of first word go left, start at right of next word go left, ...!
- Word placement** in memory (from .data area of code) or **word access** (lw, sw) is the same in big or little endian
- Byte placement** and **byte access** (lb, lbu, sb) depend on big or little endian because of the different numbering of bytes within a word
- Character placement** in memory (from .data area of code) depend on big or little endian because it is equivalent to byte placement after ASCII encoding
- Run `storeWords.asm` from **SPIM examples!!**

Byte Addresses



Big Endian: إذا استقرت الذاكرة المحيطة بمفترق
 يقال للبيته اقرأ الـ A واطل عدد ان
 Big كيفية يربط الـ A
 Leftmost byte is word address (0A)
 MS Byte has biggest address in the word


Little Endian: ما بين مكتبة الـ A في الذاكرة
 بقراءة الـ A في الذاكرة
 Rightmost byte is word address
 LS Byte has little address in the word.

Control: Conditional Branch


- Decision making instructions
 - alter the control flow,
 - i.e., change the next instruction to be executed

إذا استقرت الذاكرة عند label
 إذا استقرت الذاكرة عند beq

- MIPS conditional branch instructions:



Label (16 bit) = offset



- Example: if (i==j) h = i + j;

word-relative addressing:
 25 words = 100 bytes;
 also PC-relative (more...)

```

    beq $s0, $s1, Label
    add $s3, $s0, $s1
    Label:
    
```

نفس الـ A في الذاكرة
 الـ A في الذاكرة
 الـ A في الذاكرة

Addresses in Branch

Instructions:

```

bne $t4, $t5, Label
beq $t4, $t5, Label
    
```

Next instruction is at Label if \$t4 != \$t5
 Next instruction is at Label if \$t4 = \$t5

Format:

I	op	rs	rt	16 bit offset
---	----	----	----	---------------

اگر فقط 16 بیت می تواند به محدوده (16 bit) دسترسی داشته باشد

16 bits is too small a reach in a 2^{32} address space

Solution: specify a register (as for `lw` and `sw`) and add it to offset

- use PC (= program counter), called *PC-relative* addressing, based on
- principle of locality*: most branches are to instructions near current instruction (e.g., loops and *if* statements)

branches
 IF, loop
 branch
 branch
 label
 (Forwarding)
 branch
 IF statement
 back word branch
 instr.
 (while loop)

Addresses in Branch

Further extend reach of branch by observing all MIPS instructions are a word (= 4 bytes), therefore *word-relative* addressing:

MIPS branch destination address = $(PC + 4) + (4 * \text{offset})$

Because hardware typically increments PC early in execute cycle to point to next instruction

so $\text{offset} = (\text{branch destination address} - PC - 4) / 4$

but SPIM does $\text{offset} = (\text{branch destination address} - PC) / 4$

Size 4
 byte
 init

machine code

⊗ Simulator

Control: Unconditional Branch (Jump)

- MIPS unconditional branch instructions:


```

Example:
if (i != j)          beq $s4, $s5, Lab1
    h = i + j;      add $s3, $s4, $s5
else
    h = i - j;
                    Lab1: sub $s3, $s4, $s5
                    Lab2: ...
    
```

branch سواراد
 jump او ار
 PC مظيفنا نقرمة
 PC = 26
 shift left
 متبار في
 لا كتر نظير
 في مشاد بيير
 بعين كطد الملت
 بعين رجودا
 28 bit
 بعين ليجب
 اند
 4 bit
 PC

- J-type ("J" for Jump) instruction format


Example: j Label # addr. Label = 100



word-relative addressing.
 25 words = 100 bytes
 28 bit
 بعين ليجب
 اند
 4 bit
 PC
 Condition
 بعين
 بعين ليجب
 اند
 4 bit
 PC
 Condition
 بعين
 بعين ليجب
 اند
 4 bit
 PC
 Condition

Addresses in Jump

- Word-relative addressing also for jump instructions



MIPS jump j instruction replaces lower 28 bits of the PC with A00 where A is the 26 bit address; it never changes upper 4 bits

Example: if PC = 1011X (where X = 28 bits), it is replaced with 1011A00 = PC_{new}

- there are 16 (=2⁴) partitions of the 2³² size address space, each partition of size 256 MB (=2²⁸), such that, in each partition the upper 4 bits of the address is same.
- if a program crosses an address partition, then a j that reaches a different partition has to be replaced by j_r with a full 32-bit address first loaded into the jump register
- therefore, OS should always try to load a program inside a single partition

Constants

- Small constants are used quite frequently (50% of operands)

```
e.g., A = A + 5;
      B = B + 1;
      C = C - 18;
```

Const
 constant
 or
 constant
 register init.

- Solutions? Will these work?
 - create hard-wired registers (like \$zero) for constants like 1
 - put program constants in memory and load them as required

- MIPS Instructions:

```
addi $29, $29, 4
sli $8, $18, 10
andi $29, $29, 6
ori $29, $29, 4
```

immediat
 set or
 less than
 s1, s2 (0-31)
 مقارن
 اذا اقل من
 10
 or

- How to make this work?

The Constant Zero

- MIPS register 0 (\$zero) is the constant 0

\$zero (R0) (0 = دائما صفر)
 ثابت صفر (مثلا) write example = 0 (مثلا)

- Cannot be overwritten
- Useful for common operations
 - E.g., move between registers

```
add $t2, $s1, $zero
```

move
 نقل من
 \$0
 MIPS
 Add
 مضاف

move
 نقل
 \$t2 = 2000 + \$s1
 zero Reg
 move
 نقل

init
 Initalize
 Register
 Const
 Value

```
r1 = 5
```

```
addi r1, $s1, 6 $zero
```

immediat
 اذا

R-format 32 bits
 Immediate format 24 bits + 16 bits
 J-format offset + 26 address bits


inst. دافتر operand
 مثال: اصل فيه 6 bits في الـ PC
 بعد الان يوصل فيه (16 bits)

Immediate Operands

- Make operand part of instruction itself
- Design Principle 4: Make the **common case** fast

increment
 4
 حيتار


Example: `addi $sp, $sp, 4` # \$sp = \$sp + 4



How about larger constants?




- First we need to load a 32 bit constant into a register
- Must use two instructions for this: first new **load upper immediate** instruction for upper 16 bits

`lui $t0, 1010101010101010`



- Then get lower 16 bits in place:

`ori $t0, $t0, 1010101010101010`



- Now the constant is in place, use register-register arithmetic

16 bit = 2B (4 Hex digit)
 16 bit = 2B (4 Hex digit)
 filled with zeros
 upper 2 byte
 AAAA ABCD
 32 bit
 16 bit

So far

Instruction	Format	Meaning
<u>add</u> \$s1, \$s2, \$s3	<u>R</u>	\$s1 = \$s2 + \$s3
<u>sub</u> \$s1, \$s2, \$s3	<u>R</u>	\$s1 = \$s2 - \$s3
<u>lw</u> \$s1, 100(\$s2)	<u>I</u>	\$s1 = Memory[\$s2+100]
<u>sw</u> \$s1, 100(\$s2)	<u>I</u>	Memory[\$s2+100] = \$s1
<u>bne</u> \$s4, \$s5, Lab1	<u>I</u>	Next instr. is at Lab1 <u>if</u> \$s4 != \$s5
<u>beq</u> \$s4, \$s5, Lab2	<u>I</u>	Next instr. is at Lab2 <u>if</u> \$s4 = \$s5
<u>j</u> Lab3	<u>J</u>	Next instr. is at Lab3

Formats:

Format	op (6)	rs (5)	rt (5)	rd (5)	shamt	funct
<u>R</u>	6	5	5	5		
<u>I</u>	6	5	5	<u>16 bit address</u>		
<u>J</u>	6	<u>26 bit address</u>				

Logical Operations

§2.6 Logical Operations

Instructions for bitwise manipulation

Operation	C	Java	MIPS
Shift left	<<	<<	<u>sll</u> (shift logical left)
Shift right	>>	>>>	<u>srl</u> (shift right logical)
Bitwise AND	&	&	<u>and</u> , <u>andi</u> (immediat)
Bitwise OR			<u>or</u> , <u>ori</u> (immediat)
Bitwise NOT	~	~	<u>nor</u> (nor)

nor = 1, 0 = 0
1 nor 0 = 0

Useful for extracting and inserting groups of bits in a word

Control Flow

- We have: beq, bne. What about *branch-if-less-than*?

- New instruction:

less than
 لنقل قيمة ال
 فنستعمل
`slt $t0, $s1, $s2`

```
slt $t0, $s1, $s2
```

Set or less than
 @ slt
 @ beq
 two instr.

ان اذا امكننا
 ان نكتب
 if \$s1 < \$s2 then

if \$s1 < \$s2 then

```
( $t0 ) = 1
```

else

```
( $t0 ) = 0
```

- Can use this instruction to build `blt $s1, $s2, Label`

- how? We generate more than one instruction - *pseudo-instruction*
- can now build general control structures

- The assembler needs a register to manufacture instructions from pseudo-instructions

- There is a *convention* (not mandatory) for use of registers


Compiling If Statements

- C code:

```
if (i==j) f = g+h;
else f = g-h;
```

- f, g, ... in \$s0, \$s1, ...

- Compiled MIPS code:



اننا نحتاج
 \$s3, \$s4
 عند كتابة
 if else
 نحتاج
 stack اذا كان
 مشاريات
 (ممكن)
 if true body
 False body

```
bne $s3, $s4, Else
```

```
add $s0, $s1, $s2
```

```
j Exit
```

```
Else: sub $s0, $s1, $s2
```

```
Exit: ...
```

Assembler calculates addresses

صفحة ال Tamblat لا يعطى
 if else statem
 =
 مع f = g+h

Compiling Loop Statements

C code:

```
while (save[i] == k) i += 1;
```

i in $\$s3$, k in $\$s5$, address of $save$ in $\$s6$

Compiled MIPS code:

```

Loop: sll $t1, $s3, 2           ;; t1 = s3 * 4
      add $t1, $t1, $s6       ;; addr of save[i]
      lw  $t0, 0($t1)        ;; t0 = save[i]
      bne $t0, $s5, Exit     ;; Comp
      addi $s3, $s3, 1       ;; i+1
      j   Loop
Exit: ...
    
```

Handwritten notes:
 - sll: shift logical left (2 bit)
 - add: addition
 - lw: load word
 - bne: branch not equal
 - addi: add immediate
 - j: jump
 - Exit: jump back word
 - Multi: multiplication
 - address save t: address of save
 - t: temporary register
 - loop body: the code inside the loop
 - Exit: jump back word



Policy-of-Use Convention for Registers

Name	Register number	Usage (استعملات)
\$zero	0	the constant value 0
\$v0-\$v1	2-3	values for results and expression evaluation
\$a0-\$a3	4-7	arguments
\$t0-\$t7	8-15	temporaries
\$s0-\$s7	16-23	saved
\$t8-\$t9	24-25	more temporaries
\$gp	28	global pointer
\$sp	29	stack pointer ⇒ push, pop
\$fp	30	frame pointer
\$ra	31	return address (نقطة العودة لبرنامجنا)

Handwritten notes:
 - Data sheet (نسخة)
 - mech-code: من كود الآلة
 - add \$sp, 8: زيادة 8 في مؤشر المكدس
 - 8: 8 bytes
 - 5bit: 5 bits
 - MIPS: من MIPS
 - push, pop: ضغط وإزالة
 - load, store: تحميل وتخزين
 - MIPS code: كود MIPS
 - Register 1, called \$at, is reserved for the assembler; registers 26-27, called \$k0 and \$k1 are reserved for the operating system.

Assembly Language vs. Machine Language

- Assembly provides convenient *symbolic representation*
 - much easier than writing down numbers
 - regular rules: e.g., destination first
- Machine language is the *underlying reality*
 - e.g., destination is no longer first

machine language
1's, 0's
خارجي كمان

Assembly language
مستخداه ان يكون
مقرر اوله ما
Ex move t0, t1
(مقرر اوله ما)
لا تعلم مقرر
pseudo inst

Ex move (مثال اليزور لما يقدر يبدو)
جينا حدث instr. مع بعضه صحتا لفظه ل pseudo

- Assembly can provide *pseudo-instructions*
 - e.g., `move $t0, $t1` exists only in assembly
 - would be implemented using `add $t0, $t1, $zero`


اذا نشاء انه صواب
مباركة لنا
اضيفو كالتالي
pseudo

- When considering performance you should count actual number of machine instructions that will execute

Machine Language - Load Instruction

- Consider the load-word and store-word instr's
 - What would the regularity principle have us do?
 - But . . . Good design demands compromise
 - Introduce a new type of instruction format
 - I-type for data transfer instructions (previous format was R-type for register)

Example: `lw $t0, 24($s2)`




Machine Language

Instructions, like registers and words of data, are also 32 bits long

Example: `add $t1, $s1, $s2`
 registers have numbers, \$t1=9, \$s1=17, \$s2=18


$s_1 = 17$
 $s_2 = 18$
 $t_1 = 9$

Instruction Format:



(02324820) = memory
 (قائمة shift) = shift
 (مقابلة) = comparison

Can you guess what the field names stand for?



الترتيب في memory (double)

بالترتيب العكسي (0x02324820)


طبع شوار. انشا لي ابي ؟

Machine Language – Immediate Instructions

What instruction format is used for the `addi` ?

`addi $s3, $s3, 4` # \$s3 = \$s3 + 4
 = 4 byte incre

Machine format:



The constant is kept inside the instruction itself!

- So must use the I format – Immediate format
- Limits immediate values to the range $+2^{15}-1$ to -2^{15}
 $(2^{15}-1)$ to -2^{15}


Procedures

Example C code:

```
// procedure adds 10 to input parameter
```

```
int main()
{ int i, j;
  i = 5;
  j = add10(i);
  i = j;
  return 0; }

int add10(int i)
{ return (i + 10); }
```




Procedures

- Translated MIPS assembly
- Note more efficient use of registers possible!


```
.text
.globl main
```

```
main:
    addi $s0, $0, 5
    add $a0, $s0, $0
    jal add10
    add $s1, $v0, $0
    add $s0, $s1, $0
    li $v0, 10
    syscall
```



```
add10:
    addi $sp, $sp, -4
    sw $s0, 0($sp)
    addi $s0, $a0, 10
    add $v0, $s0, $0
```

```
result to caller
restore values {
    lw $s0, 0($sp)
    addi $sp, $sp, 4
}
return jr $ra
```



run this code with PCSnim: nprocCallsProc1.asm

MIPS: Software Conventions

for Registers

ما حد بجبرك سينا
 ليد لما جبر ابرك سينا
 كيرة سفند افسر ين

0	zero	constant 0	16	s0	callee saves
1	at	reserved for assembler	...		(caller can clobber)
2	v0	results from callee	23	s7	
3	v1	returned to caller	24	t8	temporary (cont'd)
4	a0	arguments to callee	25	t9	
5	a1	from caller: caller saves	26	k0	reserved for OS kernel
6	a2	الماتش اتيه وعلك نوك نيفر استمرات (مهم دريا اخذتو بتوما اتمن بلد) عند كاشكاش دلفعا ملسه ارجو البوه ارضه	27	k1	
7	a3		28	gp	pointer to global area
8	t0	temporary: caller saves	29	sp	stack pointer
...		(callee can clobber)	30	fp	frame pointer
15	t7		31	ra	return Address (HW): caller saves

Procedures (recursive)

- Example C code – recursive factorial subroutine:

```

int main()
{ int i;
  i = 4;
  j = fact(i);
  return 0; }
    
```

كدما سبب بفر
 كما بفر Return بفر
 stack حد push
 stack حد pop
 (كحافظه عد Value)

```

int fact(int n)
{ if (n < 1) return (1);
  else return ( n*fact(n-1) ); }
    
```

Procedures (recursive)

Translated MIPS assembly:

```

.text
.globl main

main:
    addi $a0, $0, 4
    jal fact
    nop
    from fact {
        move $a0, $v0
        li $v0, 1
        syscall
    }
    exit {
        li $v0, 10
        syscall
    }


fact:
    addi $sp, $sp, -8
    sw $ra, 4($sp)
    sw $a0, 0($sp)

    if n >= 1 call fact recursively with argument n-1
    branch to L1 if n >= 1 {
        slti $t0, $a0, 1
        beq $t0, $0, L1
        nop
    }
    return 1 if n < 1 {
        addi $v0, $0, 1
        addi $sp, $sp, 8
        jr $ra
    }
    L1:
        addi $a0, $a0, -1
        jal fact
        nop
    }
    restore return address, argument, and stack pointer {
        lw $a0, 0($sp)
        lw $ra, 4($sp)
        addi $sp, $sp, 8
    }
    return n * fact(n-1) {
        mul $v0, $a0, $v0
    }
    return control {
        jr $ra
    }

```

in this code with PCSpim: factorialRecursive.asm

Using a Frame Pointer



Variables that are local to a procedure but do not fit into registers (e.g., local arrays, structures, etc.) are also stored in the stack. This area of the stack is the *frame*. The *frame pointer* $$fp$ points to the top of the frame and the stack pointer to the bottom. The frame pointer does not change during procedure execution, unlike the stack pointer, so it is a stable base register from which to compute offsets to local variables.

Use of the frame pointer is *optional*. If there are no local variables to store in the stack it is not efficient to use a frame pointer.

Using a Frame Pointer

■ *Example:* procCallsProg1Modified.asm

This program shows code where it may be better to use \$fp

■ Because the stack size is changing, the offset of variables stored in the stack w.r.t. the stack pointer \$sp changes as well. However, the offset w.r.t. \$fp would remain constant.

■ Why would this be better?

The compiler, when generating assembly, typically maintains a table of program variables and their locations. If these locations are offsets w.r.t \$sp, then every entry must be updated every time the stack size changes!


■ *Exercise:*

Modify procCallsProg1Modified.asm to use a frame pointer

■ Observe that SPIM names register 30 as s8 rather than fp. Of course, you can use it as fp, but make sure to initialize it with the same value as sp, i.e., 7ffffc.


MIPS Addressing Modes

1. Immediate addressing



البيانات في الذاكرة

2. Register addressing




(address من الذاكرة)

البيانات في الذاكرة

Registers Files (مخزن الذاكرة)




3. Base addressing




(inst. load)

من





(Base) Register


Memory





4. PC-relative addressing (branch equal)




Memory



5. Pseudodirect addressing




Memory




Review of MIPS Operand Addressing Modes

- Register addressing – operand is in a register




- Base (displacement) addressing – operand is at the memory location whose address is the sum of a register and a 16-bit constant contained within the instruction



- Register relative (indirect) with $0(\$a0)$
- Pseudo-direct with $addr(\$zero)$
 Handwritten notes: $0 = \text{base}$, $\text{offset} \rightarrow \text{address}$, دائماً , دائماً


- Immediate addressing – operand is a 16-bit constant contained within the instruction




Language of the Computer — 49

Review of MIPS Instruction Addressing Modes

- PC-relative addressing – instruction address is the sum of the PC and a 16-bit constant contained within the instruction



- Pseudo-direct addressing – instruction address is the 26-bit constant contained within the instruction concatenated with the upper 4 bits of the PC





Overview of MIPS

نوع (Risk)

- Simple instructions – all 32 bits wide
- Very structured – no unnecessary baggage
- Only three instruction formats

R	op	rs	rt	rd	shamt	funct
---	----	----	----	----	-------	-------

I	op	rs	rt	16 bit address
---	----	----	----	----------------

J	op	26 bit address
---	----	----------------

- Rely on compiler to achieve performance
 - what are the compiler's goals?
- Help compiler where we can

Summarize MIPS:

MIPS operands		
Name	Example	Comments
32 registers	\$s0-\$s7, \$t0-\$t9, \$zero, \$a0-\$a3, \$v0-\$v1, \$gp, \$fp, \$sp, \$ra, \$at	Fast locations for data. In MIPS, data must be in registers to perform arithmetic. MIPS register \$zero always equals 0. Register \$at is reserved for the assembler to handle large constants.
Memory	Memory[0], Memory[4], ..., Memory[4294967292]	Accessed only by data transfer instructions. MIPS uses byte addresses, so sequential words differ by 4. Memory holds data structures, such as arrays, and spilled registers, such as those saved on procedure calls.

address = 32 bit
 2^{30} words
 2 or 2 words
 B

MIPS assembly language				
Category	Instruction	Example	Meaning	Comments
Arithmetic	add	add \$s1, \$s2, \$s3	$\$s1 = \$s2 + \$s3$	Three operands; data in registers
	subtract	sub \$s1, \$s2, \$s3	$\$s1 = \$s2 - \$s3$	Three operands; data in registers
Data transfer	add immediate	addi \$s1, \$s2, 100	$\$s1 = \$s2 + 100$	Used to add constants
	load word	lw \$s1, 100(\$s2)	$\$s1 = \text{Memory}[\$s2 + 100]$	Word from memory to register
	store word	sw \$s1, 100(\$s2)	$\text{Memory}[\$s2 + 100] = \$s1$	Word from register to memory
	load byte	lb \$s1, 100(\$s2)	$\$s1 = \text{Memory}[\$s2 + 100]$	Byte from memory to register
	store byte	sb \$s1, 100(\$s2)	$\text{Memory}[\$s2 + 100] = \$s1$	Byte from register to memory
	load upper immediate	lui \$s1, 100	$\$s1 = 100 \cdot 2^{16}$ ل 32 bit = 0's then 100's لم نزيدنا على	Loads constant in upper 16 bits
Conditional branch	branch on equal	beq \$s1, \$s2, 25	if ($\$s1 == \$s2$) go to PC + 4 + 100	Equal test; PC-relative branch
	branch on not equal	bne \$s1, \$s2, 25	if ($\$s1 != \$s2$) go to PC + 4 + 100	Not equal test; PC-relative
	set on less than	slt \$s1, \$s2, \$s3	if ($\$s2 < \$s3$) $\$s1 = 1$; else $\$s1 = 0$	Compare less than; for beq, bne
	set less than immediate	slti \$s1, \$s2, 100	if ($\$s2 < 100$) $\$s1 = 1$; else $\$s1 = 0$	Compare less than constant
Unconditional jump	jump	j 2500 Decimal	go to 10000	Jump to target address
	jump register	jr \$ra	go to \$ra	For switch, procedure return
	jump and link	jal 2500	$\$ra = PC + 4$; go to 10000	For procedure call

Decimal
 10000
 2500

ل ارجع الى 10000 بترجع الى PC
 تنسيق 2 (ل 4x 2500x4)

Alternative Architectures

Design alternative:

- provide more powerful operations / عدد ادوات (instr. count) / لكن اد CPI (زيادة)
- goal is to reduce number of instructions executed
- danger is a slower cycle time and/or a higher CPI

RISK (Reduce instr. set complexity) / خطر / تقليل عدد ادوات (instr. count) / تقليل عدد ادوات (instr. count) / تقليل عدد ادوات (instr. count)

instr. size / Fixed / ثابت

Sometimes referred to as R(educed)ISC vs. C(omplex)ISC

- virtually all new instruction sets since 1982 have been RISC

(Iperm) / (Iperm)

We'll look at PowerPC and 80x86

(Intel) / عائلة

PowerPC Special Instructions

Indexed addressing

power pc Example: `lw $t1, $a0+$s3` # \$t1 = Memory[\$a0+\$s3] / ميسر في الذاكرة / ميسر في الذاكرة / ميسر في الذاكرة

- what do we have to do in MIPS? `add $t0, $a0, $s3` / لكن لوصف الذاكرة / لكن لوصف الذاكرة / لكن لوصف الذاكرة
- Example: `lw $t1, 0($t0)` / offset / offset / offset

Update addressing

element / index / $s_3 = s_3 + 4$

- update a register as part of load (for marching through arrays)
- Example: `lwu $t0, 4($s3)` # \$t0 = Memory[\$s3+4]; \$s3 = \$s3 + 4

- what do we have to do in MIPS? `lw $t0, 4($s3)`
- `addi $s3, $s3, 4`

Others:

- load multiple words/store multiple words
- a special counter register to improve loop performance: `bc Loop, ctrl != 0` # decrement counter, if not 0 goto loop
- MIPS: `addi $t0, $t0, -1` / counter / counter / counter
- `bne $t0, $zero, Loop` / loop / loop / loop

A dominant architecture: 80x86

- 1978: The Intel 8086 is announced (16 bit architecture)
 - 1980: The 8087 floating point coprocessor is added
 - 1982: The 80286 increases address space to 24 bits, +instructions
 - 1985: The 80386 extends to 32 bits, new addressing modes
 - 1989-1995: The 80486, Pentium, Pentium Pro add a few instructions (mostly designed for higher performance)
 - 1997: MMX is added
- “this history illustrates the impact of the “golden handcuffs” of compatibility”*
- “adding new features as someone might add clothing to a packed bag”*
- Backward Compatibility*
المحافظة على التوافق الخلفي
إضافة مميزات جديدة مع الحفاظ على التوافق مع النسخ السابقة
4bit → 7 → 8 → ...
Architecture operation بعد كل 32bit

A dominant architecture: 80x86

- Complexity
 - instructions from 1 to 17 bytes long
 - one operand must act as both a source and destination R_1
 - one operand may come from memory $mem.$
 - several complex addressing modes
- Saving grace:
 - the most frequently used instructions are not too difficult to build
 - compilers avoid the portions of the architecture that are slow

“an architecture that is difficult to explain and impossible to love”

“what the 80x86 lacks in style is made up in quantity, making it beautiful from the right perspective”

Summary

باجه شريه بصيحه ال (Customer) صي الطب بجه

- Instruction complexity is only one variable
 - lower instruction count vs. higher CPI / lower clock rate

■ Design Principles:

- simplicity favors regularity
Format بجيه بصيحه ال
- smaller is faster (
Instr. set ل
- good design demands compromise
Fixed تكون
- make the common case fast (البحي البحي تكراراً)
(بح البحي بصيحه مطوس)
دائماً طيدال Instr.
- Instruction set architecture
خيار دائماً
نجدوا اصد عنه
- a very important abstraction indeed!

Computer Organization


Slide Sources: Patterson & Hennessy COD book website
(copyright Morgan Kaufmann)
adapted and supplemented

COD Ch. 4

Arithmetic for Computers

Arithmetic

- Where we've been:
 - performance
 - abstractions
 - instruction set architecture*
 - assembly language and machine language*
- What's up ahead:
 - implementing the architecture*



Numbers

- Bits are just bits (no inherent meaning)
 - conventions define relationship between bits and numbers
- Binary integers (base 2)
 - 0000 0001 0010 0011 0100 0101 0110 0111 1000 1001...
 - decimal: $0, \dots, 2^n - 1$ n bits
- Of course it gets more complicated:
 - bit strings are *finite*, but
 - for some *fractions* and *real* numbers, finitely many bits is not enough, so
 - overflow* & *approximation* errors: e.g., represent 1/3 as binary!
 - negative* integers
- How do we represent negative integers?
 - which bit patterns will represent which integers?

Possible Representations

Sign Magnitude:

000	= +0
001	= +1
010	= +2
011	= +3
100	= -0
101	= -1
110	= -2
111	= -3

ambiguous zero

One's Complement

000	= 0
001	= +1
010	= +2
011	= +3
100	= -3
101	= -2
110	= -1
111	= 0

ambiguous zero

Two's Complement

000	= 0
001	= +1
010	= +2
011	= +3
100	= -4
101	= -3
110	= -2
111	= -1

unequal no. of negatives and positives; unique zero

Two's comp = one's comp + 1

600
+ 1

601

Issues:

- balance* – equal number of negatives and positives
- ambiguous zero* – whether more than one zero representation
- ease of arithmetic operations

Which representation is best? Can we get both balance and non-ambiguous zero?

تحويل
من
عشرية
إلى
ثنائية

110 +

111
- 1 bit

110
- 1 bit

101

Representation Formulae

- Two's complement:

$$x_n x_{n-1} \dots x_0 = x_n * -2^n + x_{n-1} * 2^{n-1} + \dots + x_0 * 2^0$$

or

$$x_n x' = x_n * -2^n + X' \quad (\text{writing rightmost } n \text{ bits } x_{n-1} \dots x_0 \text{ as } X')$$

$$= \begin{cases} X', & \text{if } x_n = 0 \\ -2^n + X', & \text{if } x_n = 1 \end{cases}$$

- One's complement:

$$x_n x' = \begin{cases} X', & \text{if } x_n = 0 \\ -2^n + 1 + X', & \text{if } x_n = 1 \end{cases}$$

MIPS – 2's complement

- 32 bit signed numbers:

0000 0000 0000 0000 0000 0000 0000 0000	_{two}	=	0 _{ten}	
0000 0000 0000 0000 0000 0000 0000 0001	_{two}	=	+ 1 _{ten}	
0000 0000 0000 0000 0000 0000 0000 0010	_{two}	=	+ 2 _{ten}	
...				
0111 1111 1111 1111 1111 1111 1111 1110	_{two}	=	+ 2,147,483,646 _{ten}	maxint ↓
0111 1111 1111 1111 1111 1111 1111 1111	_{two}	=	+ 2,147,483,647 _{ten}	
1000 0000 0000 0000 0000 0000 0000 0000	_{two}	=	- 2,147,483,648 _{ten}	↑ minint
1000 0000 0000 0000 0000 0000 0000 0001	_{two}	=	- 2,147,483,647 _{ten}	
1000 0000 0000 0000 0000 0000 0000 0010	_{two}	=	- 2,147,483,646 _{ten}	
...				
1111 1111 1111 1111 1111 1111 1111 1101	_{two}	=	- 3 _{ten}	
1111 1111 1111 1111 1111 1111 1111 1110	_{two}	=	- 2 _{ten}	
1111 1111 1111 1111 1111 1111 1111 1111	_{two}	=	- 1 _{ten}	

Negative integers are exactly those that have leftmost bit 1

Two's Complement Operations

- Negation Shortcut: To *negate* any two's complement integer (except for minint) *invert* all bits and *add 1*
 - note that *negate* and *invert* are different operations!
 - *why does this work? Remember we don't know how to add in 2's complement yet! Later...!*
- Sign Extension Shortcut: To convert an n-bit integer into an integer with more than n bits – i.e., to make a narrow integer fill a wider word – *replicate the most significant bit (msb)* of the original number to fill the new bits to its left

▪ Example: 4-bit 8-bit
Extension
 $0010 = 0000\ 0010$
 $1010 = 1111\ 1010$

- *why is this correct? Prove!*

الناقص عندك (32 bit) تغيير Range معين
 اذا (32-32) error معالجة (ما فيه minint) resources

MIPS Notes

- lb vs. lbu
 - signed load sign extends to fill 24 left bits
 - unsigned load fills left bits with 0's
- slt & slti
 - compare signed numbers
- sltu & sltiu
 - compare unsigned numbers, i.e., treat both operands as non-negative

! اح فعدت سكرتس على signed على instr. اذا بدك unsig. دائما به extn.

Two's Complement Addition

- Perform add just as in junior school (carry/borrow 1s)

- Examples (4-bits):

System 1:	0101	0110	1011	1001	1111
4 bit +	0001	0101	0111	1010	1110
4 bit	0110				

في النتيجة
4 bit
بمضيها

Do these sums **now!!** Remember all registers are 4-bit including result register!

So you have to **throw away** the carry-out from the msb!!

- Have to beware of *overflow*: if the *fixed* number of bits (4, 8, 16, 32, etc.) in a register *cannot represent the result* of the operation
 - terminology alert*: overflow *does not mean* there was a carry-out from the msb that we lost (though it sounds like that!) – it means simply that the result in the fixed-sized register is incorrect
 - as can be seen from the above examples there are cases when the result is correct even after losing the carry-out from the msb

Two's Complement Addition: Verifying Carry/Borrow method

Two (n+1)-bit integers: $X = x_n X'$, $Y = y_n Y'$

Carry/borrow add X + Y	$0 \leq X' + Y' < 2^n$ (no CarryIn to last bit)	$2^n \leq X' + Y' < 2^{n+1} - 1$ 1 (CarryIn to last bit) not ok (overflow!)
$x_n = 0, y_n = 0$	ok	not ok (overflow!)
$x_n = 1, y_n = 0$	ok	ok
$x_n = 0, y_n = 1$	ok	ok
$x_n = 1, y_n = 1$	not ok (overflow!)	ok

- Prove the cases above!
- Prove if there is *one more bit* (total n+2 then) available for the result then there is no problem with overflow in add!

Two's Complement Operations

- Now verify the negation shortcut!
 - consider $X + (X + 1) = (X + X) + 1$:
associative law – but what if there is overflow in one of the adds on either side, i.e., the result is wrong...!
 - think *minint!*
 - Examples:
 - $-0101 = 1010 + 1 = 1011$
 - $-1100 = 0011 + 1 = 0100$
 - $-1000 \neq 0111 + 1 = 1000$

Detecting Overflow

- No overflow when adding a positive and a negative number
- No overflow when subtracting numbers with the same sign
- Overflow occurs when the result has “wrong” sign (*verify!*):

Operation	Operand A	Operand B	Result Indicating Overflow
$A + B$	≥ 0 (كلاهما موجب (+))	≥ 0 (كلاهما موجب (+))	< 0 (النتيجة سالبة) Overflow (تجاوز) \Rightarrow Overflow (تجاوز)
$A + B$	< 0 (-)	< 0 (-)	≥ 0 (النتيجة موجبة) Overflow (تجاوز) \Rightarrow Overflow (تجاوز)
$A - B$	≥ 0 (+)	< 0 (-)	< 0 (النتيجة سالبة) No Overflow
$A - B$	< 0 (-)	≥ 0 (+)	≥ 0 (النتيجة موجبة) No Overflow

- Consider the operations $A + B$, and $A - B$

- can overflow occur if B is 0?
- can overflow occur if A is 0?

Carry out
إذا تجاوزت الـ 1
عزل الـ 1
Carry
الطابق لـ 1

تطرح البتة موجبة
النتيجة موجبة سالبة
عزل الـ 1




Effects of Overflow

- If an *exception* (interrupt) occurs
 - control jumps to predefined address for exception
 - interrupted address is saved for possible resumption
- Details based on software system/language
 - SPIM: see the EPC and Cause registers
- Don't always want to cause exception on overflow
 - `add`, `addi`, `sub` *cause exceptions* on overflow
 - `addu`, `addiu`, `subu` *do not cause exceptions* on overflow


Review: Basic Hardware

1. AND gate ($c = a \cdot b$)



a	b	$c = a \cdot b$
0	0	0
0	1	0
1	0	0
1	1	1

2. OR gate ($c = a + b$)




a	b	$c = a + b$
0	0	0
0	1	1
1	0	1
1	1	1

3. Inverter ($c = \bar{a}$)



a	$c = \bar{a}$
0	1
1	0

4. Multiplexor
(if $d = 0$, $c = a$;
else $c = b$)




d	c
0	a
1	b

Review: Boolean Algebra & Gates

- *Problem:* Consider logic functions with three inputs: A, B, C.
 - output D is true if at least one input is true
 - output E is true if exactly two inputs are true
 - output F is true only if all three inputs are true
- *Show the truth table for these three functions*
- *Show the Boolean equations for these three functions*
- *Show an implementation consisting of inverters, AND, and OR gates.*

A Simple Multi-Function Logic Unit



- To warm up let's build a logic unit to support the `and` and `or` instructions for MIPS (32-bit registers)
 - we'll just build a 1-bit unit and use 32 of them



- Possible implementation using a *multiplexor* :

Implementation with a Multiplexor

- Selects one of the inputs to be the output based on a control input



- Lets build our ALU using a MUX (multiplexor):


Implementations

Handwritten notes and a truth table for XOR. The truth table has columns 'a', 'b', and 'Cout'. The XOR output is 1 when a and b are different. Handwritten notes include: 'Express XOR using AND/OR gates', 'a XOR b = (a AND NOT b) OR (NOT a AND b)', and 'T. Table'.

Not easy to decide the *best* way to implement something

- do not want too many inputs to a single gate
- do not want to have to go through too many gates (= levels)
- for our purposes, ease of comprehension is important

- Let's look at a 1-bit ALU for addition:



Handwritten equations for the ALU implementation:

$$C_{out} = a \cdot b + a \cdot c_{in} + b \cdot c_{in}$$

$$sum = a \cdot b \cdot c_{in} + a \cdot b \cdot \bar{c}_{in} + a \cdot \bar{b} \cdot c_{in} + \bar{a} \cdot b \cdot c_{in}$$

$$= a \oplus b \oplus c_{in}$$

Handwritten notes explain the XOR operation: 'exclusive or (xor)', 'Full adder', and 'a XOR b XOR cin'.


- How could we build a 1-bit ALU for add, and, and or?
- How could we build a 32-bit ALU?

$$Sum = a \oplus b \oplus cin$$


$$a \cdot b + (a \oplus b) \cdot cin$$

1-bit Adder Logic

$$Sum = A \oplus B \oplus cin$$




Half-adder with one xor gate



Half-adder with the xor gate replaced by primitive gates using the equation $A \oplus B = A \cdot \bar{B} + \bar{A} \cdot B$

Building a 32-bit ALU




More than 16 delay

لكن ما اريد ان يكون عندنا Carry
من 31 bit
من 30 bit
من 29 bit
من 28 bit
من 27 bit
من 26 bit
من 25 bit
من 24 bit
من 23 bit
من 22 bit
من 21 bit
من 20 bit
من 19 bit
من 18 bit
من 17 bit
من 16 bit
من 15 bit
من 14 bit
من 13 bit
من 12 bit
من 11 bit
من 10 bit
من 9 bit
من 8 bit
من 7 bit
من 6 bit
من 5 bit
من 4 bit
من 3 bit
من 2 bit
من 1 bit
من 0 bit

What about Subtraction (a - b) ?

Subtract (a - b) = a + 2's complement of b

- Two's complement approach: just negate b and add.
- How do we negate?
 - recall *negation shortcut*: invert each bit of b and set CarryIn to least significant bit (ALU0) to 1




Tailoring the ALU to MIPS:

Test for Less-than and Equality


- Need to support the *set-on-less-than* instruction
 - e.g., `slt $t0, $t3, $t4`
 - remember: `slt` is an *R-type instruction* that produces 1 if $rs < rt$ and 0 otherwise
 - idea is to use subtraction: $rs < rt \Leftrightarrow rs - rt < 0$. Recall msb of negative number is 1
 - two cases after subtraction $rs - rt$:
 - if no overflow then $rs < rt \Leftrightarrow$ most significant bit of $rs - rt = 1$
 - if overflow then $rs < rt \Leftrightarrow$ most significant bit of $rs - rt = 0$
 - why?
 - e.g., $5_{ten} - 6_{ten} = 0101 - 0110 = 0101 + 1010 = 1111$ (ok!)
 - $-7_{ten} - 6_{ten} = 1001 - 0110 = 1001 + 1010 = 0011$ (overflow!)
 - therefore
 - set bit = msb of $rs - rt \oplus$ overflow bit
 - where *set bit*, which is output from ALU31, gives the result of `slt`
 - Fig. 4.17(lower) indicates set bit is the adder output - *not correct* !!
- set bit is sent from ALU31 to ALU0 as the *Less* bit at ALU0; all other Less bits are hardwired 0; so Less is the 32-bit result of `slt`

Supporting slt




1-bit ALU for the 31 least significant bits

Extra set bit, to be routed to the Less input of the least significant 1-bit ALU, is computed from the most significant Result bit and the Overflow bit (it is *not* the output of the adder as the figure seems to indicate)



1-bit ALU for the most significant bit

Less input of the 31 most significant ALUs is always 0




32-bit ALU from 31 copies of ALU at top left and 1 copy of ALU at bottom left in the most significant position


Tailoring the ALU to MIPS: Test for Less-than and Equality

- What about logic for the *overflow bit* ?
 - overflow bit = carry in to msb \oplus carry out of msb
 - verify!
 - logic for overflow detection therefore can be put in to ALU31
- Need to support *test for equality*
 - e.g., beq \$t5, \$t6, \$t7
 - use subtraction: $rs - rt = 0 \Leftrightarrow rs = rt$
 - do we need to consider overflow?

Supporting Test for Equality



Bnegate	Operation	Function
0	00	and
0	01	or
0	10	add
1	10	sub
1	11	slt



Conclusion

- We can build an ALU to support the MIPS instruction set
 - key idea: use multiplexor to select the output we want
 - we can efficiently perform subtraction using two's complement
 - we can replicate a 1-bit ALU to produce a 32-bit ALU
- Important points about hardware
 - all gates are always working
 - speed of a gate depends number of inputs (fan-in) to the gate
 - speed of a circuit depends on number of gates in series (particularly, on the *critical path* to the deepest level of logic)
- Speed of MIPS operations
 - clever changes to organization can improve performance (similar to using better algorithms in software)
 - we'll look at examples for addition, multiplication and division

Two-level Carry-lookahead Adder: Second Level for a 16-bit adder

- Propagate signals for each of the four 4-bit adder blocks:

$$P_0 = p_3 \cdot p_2 \cdot p_1 \cdot p_0$$

$$P_1 = p_7 \cdot p_6 \cdot p_5 \cdot p_4$$

$$P_2 = p_{11} \cdot p_{10} \cdot p_9 \cdot p_8$$

$$P_3 = p_{15} \cdot p_{14} \cdot p_{13} \cdot p_{12}$$

- Generate signals for each of the four 4-bit adder blocks:

$$G_0 = g_3 + p_3 \cdot g_2 + p_3 \cdot p_2 \cdot g_1 + p_3 \cdot p_2 \cdot p_1 \cdot g_0$$

$$G_1 = g_7 + p_7 \cdot g_6 + p_7 \cdot p_6 \cdot g_5 + p_7 \cdot p_6 \cdot p_5 \cdot g_4$$

$$G_2 = g_{11} + p_{11} \cdot g_{10} + p_{11} \cdot p_{10} \cdot g_9 + p_{11} \cdot p_{10} \cdot p_9 \cdot g_8$$

$$G_3 = g_{15} + p_{15} \cdot g_{14} + p_{15} \cdot p_{14} \cdot g_{13} + p_{15} \cdot p_{14} \cdot p_{13} \cdot g_{12}$$

Two-level Carry-lookahead Adder: Second Level for a 16-bit adder

- CarryIn signals for each of the four 4-bit adder blocks (see earlier carry-in equations in terms of generate/propagates):


$$C_1 = G_0 + P_0 \cdot C_0$$

$$C_2 = G_1 + P_1 \cdot G_0 + P_1 \cdot P_0 \cdot C_0$$

$$C_3 = G_2 + P_2 \cdot G_1 + P_2 \cdot P_1 \cdot G_0 + P_2 \cdot P_1 \cdot P_0 \cdot C_0$$

$$C_4 = G_3 + P_3 \cdot G_2 + P_3 \cdot P_2 \cdot G_1 + P_3 \cdot P_2 \cdot P_1 \cdot G_0 + P_3 \cdot P_2 \cdot P_1 \cdot P_0 \cdot C_0$$

Carry-lookahead Logic



Blow-up of 4-bit adder:
 (conceptually) consisting of four 1-bit ALUs plus logic to compute all CarryOut bits and one super generate and one super propagate bit. Each 1-bit ALU is *exactly* as for ripple-carry *except* c_1, c_2, c_3 for ALUs 1, 2, 3 comes from the extra logic

16-bit carry-lookahead adder from four 4-bit adders and one carry-lookahead unit

$16 + 4 + 1 =$ Carry level adder Carry look adder Cost

Two-level Carry-lookahead Adder: Second Level for a 16-bit adder

- Two-level carry-lookahead logic *steps*:
 1. compute p_i 's and g_i 's at each 1-bit ALU
 2. compute P_i 's and G_i 's at each 4-bit adder unit
 3. compute C_i 's in carry-lookahead unit
 4. compute c_i 's at each 4-bit adder unit
 5. compute results (sum bits) at each 1-bit ALU

■ *E.g.*, add using carry-lookahead logic: Two level 16 bit adder نوع

- 0001 1010 0011 0011
- 1110 0101 1110 1011

■ Compare times for ripple-carry vs. carry-lookahead for a 16-bit adder assuming unit delay at each gate

$A + 2^i B$

$(6707)_{10} \oplus (6677)_{10} = 30$

supra & supra 13 block 4 bit
 pi & gi output 12

one gate delay
 لا تأخذ أكثر من ١٢ ساعة

A	0001	1010	0011	0011
B	1110	0101	1110	1011
gi (and gate A, B)	0000	0000	0010	0011
pi (or gate A, B)	1111	1111	1111	1011
Pi (and gate 4P)	1	1	1	0
Gi (or gate 4P)	0	0	1	0
Ci	1	1	1	0
Sum	0000	0000	0001	1110

(supra P) =>

supra G =>

$A \oplus B \oplus C_{in}$

$g_i = a \cdot b$

Multiply

Grade school shift-add method:

Multiplicand 1000
Multiplier x 1001

 1000
 0000
 0000
 1000

Product 01001000

التحريك من اليمين
 #
 #

Shift
 اذا (1) اجمع


- m bits x n bits = m+n bit product
- Binary makes it easy:
 - multiplier bit 1 => copy multiplicand (1 x multiplicand)
 - multiplier bit 0 => place 0 (0 x multiplicand)
- 3 versions of multiply hardware & algorithm:

$4\text{bit} \times 4\text{bit} = 8\text{bit}$


Sign

Shift-add Multiplier Version 1


32-bit multiplicand starts at right half of multiplicand register



Multiplicand register, product register, ALU are 64-bit wide; multiplier register is 32-bit wide



Shift-add Multiplier Version 1




Example: 0010 * 0011:

Iteration	Step	Multiplier	Multiplicand	Product
0	initialization values	0011	0000 0010	0000 0000
1	1a	0011	0000 0010	0000 0010
2		0011	0000 0100	0000 0010
3		0001	0000 0100	0000 0010


Handwritten notes in Arabic explaining the example table. 'Multiplier' is circled in the first row. 'Product' is underlined in the last row. Notes include 'shift right multiplier', 'shift left multiplicand', and '4 bits'.

Shift-add Multiplier Version 2

مع دخل ال shift داخل ال product
وال result ال ال product
multiplier ال ال product



Shift-add Multiplier Version 2



Example: 0010 * 0011:

Iteration	Step	Multiplier	Multiplicand	Product
0	init values	0011	0010	0000 0000
1	1a	0011	0010	0010 0000
	2	0011	0010	0001 0000
	3	0001	0010	0001 0000
2	...			




■		M'ier: <u>0011</u> ³	Mcand: <u>0010</u> ²	P: <u>0000 0000</u>	
■	1a. 1=>P=P+Mcand	M'ier: <u>0011</u>	Mcand: <u>0010</u>	P: <u>0010</u> 0000	م.ر.س
■	2. Shr P	M'ier: <u>0011</u> ^{ش.ر.س}	Mcand: 0010	P: <u>0001 0000</u>	م.ر.س
■	3. Shr M'ier	M'ier: <u>0001</u> ^{م.ر.س}	Mcand: 0010	P: 0001 0000	م.ر.س
■	1a. 1=>P=P+Mcand	M'ier: 0001	Mcand: 0010	P: <u>0011</u> 0000	م.ر.س
■	2. Shr P	M'ier: 0001	Mcand: 0010	P: <u>0001 1000</u>	
■	3. Shr M'ier	<u>M'ier: 0000</u>	Mcand: 0010	P: 0001 1000	
■	1. 0=>nop	M'ier: 0000	Mcand: 0010	P: 0001 1000	
■	2. Shr P	M'ier: 0000	Mcand: 0010	P: <u>0000 1100</u>	
■	3. Shr M'ier	<u>M'ier: 0000</u>	Mcand: 0010	P: 0000 1100	
■	1. 0=>nop	M'ier: 0000	Mcand: 0010	P: 0000 1100	
■	2. Shr P	M'ier: 0000	Mcand: 0010	P: <u>0000 0110</u>	
■	3. Shr M'ier	<u>M'ier: 0000</u>	Mcand: 0010	P: 0000 0110	

Observations on Multiply Version 2


- Each step the product register wastes space that exactly matches the current size of the multiplier
- Intuition: combine multiplier register and product register..

Shift-add Multiplier Version 3

(المرحلة الثانية)
 عند الانتهاء
 احاد او من كبرتنا الجمع
 عند حساب ال shift
 ال shift اسهل



Shift-add Multiplier Version 3



Example: 0010 * 0011:

Iteration	Step	Multiplicand	Product
0	init values	0010	0000 0011
1	1a	0010	0010 0011
2	2	0010	0001 0001
2	...		

Observations on Multiply

Version 3

- 2 steps per bit because multiplier & product combined
- What about *signed* multiplication?
 - easiest solution is to make both positive and remember whether to negate product when done, i.e., leave out the sign bit, run for 31 steps, then negate if multiplier and multiplicand have opposite signs
- Booth's Algorithm is an elegant way to multiply signed numbers using same hardware – it also often quicker...

Motivating Booth's algorithm


- Example $0010 * 0110$. Traditional:

```
  0010
  x 0110
  -----
  0000   shift (0 in multiplier)
  0010   add (1 in multiplier)
  0010   add (1 in multiplier)
  0000   shift (0 in multiplier)
  -----
 00001100
```

- Same example. But observe there are two successive 1's in multiplier $0110 = 2^2 + 2^1 = 2^3 - 2^1$, so can replace successive 1's by subtract and then add:

```
  0010
  0110
  -----
  0000   shift (0 in multiplier)
 -0010   sub (first 1 in multiplier)
  0000   shift (middle of string of 1's)
  0010   add (previous step had last 1)
  -----
 00001100
```

Motivating Booth's Algorithm



- Math idea: string of 1's

أيامش بتضرب به يكون (كي ليعتد عمل ل. ل. ركي مرات)
 معيناً المبرص 2¹

...011...10... has successive 1's

value the sum $2^n + 2^{n-1} + \dots + 2^m = 2^{n+1} - 2^m$

- Replace a string of 1s in multiplier with an *initial subtract when we first see a one* and then later *add after the last one*
 - What if the string of 1's started from the left of the (2's complement) number, e.g., 11110001 – would the formula above have to be modified?!

Booth from Multiply Version 3

Modify Step 1 of the algorithm Multiply Version 3 to consider 2 bits of the multiplier: the current bit and the bit to the right (i.e., the current bit of the previous step). Instead of two outcomes, now there are four:

Case	Current Bit	Bit to the Right	Explanation	Example	Op
1a	0	0	Middle of run of 0s	000 <u>1</u> 111000	none
1b	0	1	End of run of 1s	000 <u>1</u> 111000	add
1c	1	0	Begins run of 1s	000111 <u>1</u> 000	sub
1d	1	1	Middle of run of 1s	00011 <u>1</u> 1000	none

- Modify Step 2 of Multiply Version 3 to *sign extend* when the product is shifted right (*arithmetic right shift*, rather than *logical right shift*) because the product is a signed number
- Now draw the flowchart for Booth's algorithm!
- Multiply Version 3 and Booth share the same hardware, *except* Booth requires one extra flipflop to remember the bit to the right of the current bit in the product register – which is the bit pushed out by the preceding right shift



MIPS Multiplication

- Two 32-bit registers for product

تخزين
product

- High
 - HI: most-significant 32 bits
- Low
 - LO: least-significant 32-bits

- Instructions (توجيه 2 reg)
 - High Low
 - High Low
 - High Low

- mult rs, rt / multu rs, rt

- 64-bit product in HI/LO

- mfhi rd / mflo rd

- Move from HI/LO to rd

- Can test HI value to see if product overflows 32 bits

Chapter 3 mul rd, rs, rt multip. product

Arithmetic for Computers — 64 Least-significant 32 bits of product → rd

1) mult
 2) mflo rd



MIPS Notes

- MIPS provides two 32-bit registers Hi and Lo to hold a 64-bit product
- mult, multu (signed, unsigned) put the product of two 32-bit register operands into Hi and Lo: overflow is ignored by MIPS but can be detected by programmer by examining contents of Hi
- mflo, mfhi moves content of Hi or Lo to a general-purpose register
- Pseudo-instructions mul (without overflow), mulo (with overflow), mulou (unsigned with overflow) take three 32-bit register operands, putting the product of two registers into the third



MIPS Division

- Use HI/LO registers for result
 - HI: 32-bit remainder
 - LO: 32-bit quotient

علاوة امرام
mfhi mfl0

Instructions

النتيجة

Pseudo instr.
مناقص
عد
quotient

① div rs, rt / divu rs, rt

- No overflow or divide-by-0 checking
 - Software must perform checks if required

- Use mfhi, mfl0 to access result

Chapter 3 —
Arithmetic for
Computers — 66



MIPS Notes

- div (signed), divu (unsigned), with two 32-bit register operands, divide the contents of the operands and put remainder in Hi register and quotient in Lo; overflow is ignored in both cases
- pseudo-instructions div (signed with overflow), divu (unsigned without overflow) with three 32-bit register operands puts quotients of two registers into third

Floating Point

نقطة عائمة IEEE
 Floating Point
 نقطة عائمة IEEE
 We need a way to represent

- numbers with fractions, e.g., 3.1416
- very small numbers (in absolute value), e.g., .00000000023
- very large numbers (in absolute value) , e.g., $-3.15576 * 10^{46}$
- Representation:

scientific: sign, exponent, significand form:


IEEE $(-1)^{\text{sign}} * \text{significand} * 2^{\text{exponent}}$ E.g., $101.001101 * 2^{11001}$

- more bits for *significand* gives more accuracy
- more bits for *exponent* increases range
- if $1 \leq \text{significand} < 10_{\text{two}} (=2_{\text{ten}})$ then number is *normalized*, **except** for number 0 which is normalized to significand 0
 - E.g., $-101.001101 * 2^{11001} = -1.01001101 * 2^{11011}$ (normalized)


IEEE 754 Floating-point Standard

IEEE 754 floating point standard:

single precision: one word



double precision: two words



IEEE 754 Floating-point Standard

- Sign bit is 0 for positive numbers, 1 for negative numbers
- Number is assumed normalized and leading 1 bit of significand left of binary point (for non-zero numbers) is *assumed* and not shown
 - e.g., significand 1.1001... is represented as 1001...
 - exception** is number 0 which is represented as all 0s (see next slide)
 - for other numbers:

$$\text{value} = (-1)^{\text{sign}} * (1 + \text{significand}) * 2^{\text{exponent value}}$$

(سالب 1 (صحيح) 0)
(ع.ب. - bias)
- Exponent is *biased* to make sorting easier
 - all 0s is smallest exponent, all 1s is largest
 - bias of 127 for single precision and 1023 for double precision
 - therefore, for non-0 numbers:

$$\text{value} = (-1)^{\text{sign}} * (1 + \text{significand}) * 2^{(\text{exponent} - \text{bias})}$$

equals exponent value

Ex) (0.3456) → IEEE 754

1) Normalization: 0.3456 → 3.456 × 10⁻¹ → 0.101100000101011111... × 2⁻¹

2) Exponent: 127 + (-1) = 126 → 01111110

3) Significand: 101100000101011111... (23 bits)

IEEE 754 Floating-point Standard

1) Sign: 1 bit (0 for positive, 1 for negative)

2) Exponent: 8 bits (biased)

3) Significand: 23 bits (normalized)

- Special treatment of 0:
 - if exponent is all 0 and significand is all 0, then the value is 0 (sign bit may be 0 or 1)
 - if exponent is all 0 and significand is *not* all 0, then the value is $(-1)^{\text{sign}} * (1 + \text{significand}) * 2^{-127}$
 - therefore, all 0s is taken to be 0 and not 2^{-127} (as would be for a non-zero normalized number); similarly, 1 followed by all 0's is taken to be 0 and not -2^{-127}

Example: Represent 0.75_{ten} in IEEE 754 single precision

- decimal: $-0.75 = -3/4 = -3/2^2$ → Sign = 1 (سالب), 0.75
- binary: $-11/100 = -0.11 = -1.1 \times 2^{-2}$ → Normalized: 1.1 × 2⁻²
- IEEE single precision floating point exponent = bias + exponent value
- IEEE single precision: 10111111010000000000000000000000

IEEE 754 Single Precision Bit Layout:

- 1 bit: Sign
- 8 bits: Exponent (biased)
- 23 bits: Significand


0.11 = 1.1 × 2⁻²

COD Ch. 5

The Processor: Datapath and Control

Implementing MIPS

- We're ready to look at an implementation of the MIPS instruction set
- Simplified to contain only
 - arithmetic-logic instructions: add, sub, and, or, slt } Arith يا علة
 - memory-reference instructions: lw, sw
 - control-flow instructions: beq, j




اللي اليه نفس ال Format اليه نفس ال datapath
 Fetch decode Execute
 R-Format
 Fetch decode Execute
 في ال memory ال op
 memory (decode) ال Execute

I-Format
 ال Format ال SI ال
 more completed ال mips ال
 J-Format
 ال Format
 ال

Implementing MIPS: the Fetch/Execute Cycle

- High-level abstract view of *fetch/execute* implementation
 - use the program counter (PC) to read instruction address
 - fetch* the instruction from memory and increment PC
 - use fields of the instruction to select registers to read
 - execute* depending on the instruction
 - repeat...



Overview: Processor Implementation Styles

- Single Cycle** (كل الخطوات في خطوة واحدة)
 - perform each instruction in 1 clock cycle
 - clock cycle must be long enough for slowest instruction; therefore, disadvantage: only as fast as slowest instruction
 - Multi-Cycle** (لتحسين الأداء)
 - break fetch/execute cycle into multiple steps في عدة Cycles
 - perform 1 step in each clock cycle (أو مشاركة في العمل)
 - advantage: each instruction uses only as many cycles as it needs
 - Pipelined** (كل مرحلة من الخطوات في خطوة واحدة)
 - execute each instruction in multiple steps
 - perform 1 step / instruction in each clock cycle
 - process multiple instructions in parallel - **assembly line**
- أي صنف واحد مع Pipeline
خيارات السيارات المتعددة (Thruput)
- (Instr. level Parallel)
ليس كل مرحلة Instr. تنفيذها في وقت واحد

State Elements

- State elements contain *data* in internal storage, e.g., *registers* and *memory*
- All state elements together *define* the *state of the machine*
 - What does this mean? Think of *shutting down and starting up again...*
- Flipflops* and *latches* are 1-bit state elements, equivalently, they are *1-bit memories*
- The *output(s)* of a flipflop or latch *always* depends on the bit value stored, i.e., its state, and can be called *1/0* or *high/low* or *true/false*
- The *input* to a flipflop or latch can change its state depending on whether it is clocked or not...

$$AVP \leq CPI = \frac{\text{Total cycle}}{\text{Total inst}}$$



Ex) 8 inst + 7 stall = 15 cycle
 + 2 before loop

$$\text{Total cycle} = (\text{Inst} \times \# \text{ of cycle} + \text{Z})$$

$$\text{Total inst. Ex} = \underline{8} \times \underline{15} + \underline{2}$$

Set-Reset (SR-) latch (unclocked)

Think of Sbar as \bar{S} , the inverse of set (which sets Q to 1), and Rbar as \bar{R} , the inverse of reset.



A set-reset latch made from two cross-coupled *nand* gates is a basic memory unit.

When both Sbar and Rbar are 1, then either *one of the following two states* is *stable*:

- a) Q = 1 & Qbar = 0
- b) Q = 0 & Qbar = 1

and the latch will *continue* in the current stable state.

If Sbar changes to 0 (while Rbar remains at 1), then the latch is forced to the *exactly one* possible stable state (a). If Rbar changes to 0 (while Sbar remains at 1), the latch is forced to the *exactly one* possible stable state (b).


So, the latch *remembers* which of Sbar or Rbar was last 0 *during* the time they are both 1.

When both Sbar and Rbar are 0 the *exactly one* stable state is Q = Qbar = 1. However, if after that both Sbar and Rbar return to 1, the latch must then *jump non-deterministically* to one of stable states (a) or (b), which is undesirable behavior.


Clocked D-latch

- State can change only when clock is *high*
- Only *single* data input (compare SR-latch)
- No problem with non-deterministic behavior

اذا تکنا اد دے دے R لچر
 (اگر out = inp اور D-latch
 اچھے = clk اور)




See clockedD_latch.v in Verilog Examples



Clocked D-flipflop

- Negative edge-triggered
- Made from *three* SR-latches

عبارت
 دو D latch
 (Rising edge)
 (Falling edge)



See edge_dffGates.v in Verilog Examples

Verilog

كجني پروگرام لکنا اور out عبارت سے


- All components that we have discussed – and shall discuss – can be fabricated using Verilog
- Refer to our Verilog slides and examples

Single-cycle Implementation of MIPS

$CPI = 1$ (نکلنے والا وقت) $\frac{E.T}{P.Period} = CPI$ $E.T = CPI \times P.Period$
CPI = 1 (نکلنے والا وقت) $\frac{E.T}{P.Period} = CPI$ $E.T = CPI \times P.Period$
CPI = 1 (نکلنے والا وقت) $\frac{E.T}{P.Period} = CPI$ $E.T = CPI \times P.Period$


- Our first implementation of MIPS will use a *single* long clock cycle for every instruction
- Every instruction begins on one up (or, down) clock edge and ends on the next up (or, down) clock edge
- This approach is *not practical* as it is much slower than a *multicycle* implementation where different instruction classes can take different numbers of cycles
 - in a single-cycle implementation every instruction must take the same amount of time as the slowest instruction
 - in a multicycle implementation this problem is avoided by allowing quicker instructions to use fewer cycles
- Even though the single-cycle approach is not practical it is simple and useful to understand first
- *Note* : we shall implement `jump` at the very end

Datapath: Instruction Store/Fetch & PC Increment




1. عند استرجاع instr. من الـ PC يعطى الـ address المطلوب الـ mem. اطبع الـ instr.
 2. بعد ما اطبع الـ instr. الـ PC يزداد بـ 4 (عدد عدد الـ byte لكل (instr) 4 bytes) (4B) (byte addressable)
 3. نتيجة الـ result يزداد الـ PC
 4. الـ instr. الـ PC يزداد بـ 4 (عدد عدد الـ byte لكل (instr) 4 bytes) (4B) (byte addressable)

Animating the Datapath



Datapath: R-Type Instruction




Two elements used to implement R-type instructions

Datapath


من Access

Animating the Datapath



Datapath: Load/Store Instruction

بند محوری اثرات از این بند




Two additional elements used
To implement load/stores

Datapath


Animating the Datapath

Source: $R[rs]$ کان لیب دور از Source
 Form: $(dest, rt)$ I Form
 Form: $(dest, rd)$ R Form


اذا كان Skir
 مع اطراف رج
 دردیه می Data




Animating the Datapath: Store Instruction



MIPS Datapath II: Single-Cycle



MIPS Datapath III: Single-Cycle




Adding branch capability and another multiplexor


Important note: in a single-cycle implementation data cannot be stored during an instruction – it only moves through combinational logic

Question: is the MemRead signal really needed?! Think of RegWrite...!

Datapath Executing add




Datapath Executing lw



load الهملا انيف latency الى Extnd: file


في كذا الحاله استعملت تويله استعملت ارضه بين datapath من ضروريه لل Extnd او بقدره لتعطينا مقدره الى سوي ما اعطى الكود انه منقول ليضعه في ريجستر (Reg file)

Datapath Executing sw



32
لو انا انا قطع على bus ال Star مع ريجل لشغل مع (كاشما اضنا)

Datapath Executing beq



Control

- Control unit takes input from
 - the instruction opcode bits
- Control unit generates
 - ALU control input
 - write enable (possibly, read enable also) signals for each storage element
 - selector controls for each multiplexor

ALU Control


Plan to control ALU: main control sends a 2-bit ALUOp control field to the ALU control. Based on ALUOp and funct field of instruction the ALU control generates the 3-bit ALU control field

Recall from Ch. 4

ALU control field	Function
000	and
001	or
010	add
110	sub
111	slt

Selector line
 كذا multi bit صيرت ALU
 خطه بنا ريد
 opcode بنا ريد
 Inst. read
 من الـ

من R-for بنا
 opcode ID
 Funct Filed
 بنا صيرت بعد add
 add ID
 Store load
 E-F address



ALU must perform

- add for load/stores (ALUOp 00)
- sub for branches (ALUOp 01)
- one of and, or, add, sub, slt for R-type instructions, depending on the instruction's 6-bit funct field (ALUOp 10)

Setting ALU Control Bits

Instruction opcode	AluOp	Instruction operation	Funct Field	Desired ALU action	ALU control input
LW	00	load word	xxxxxx	add	010
SW	00	store word	xxxxxx	add	010
Branch eq	01	branch eq	xxxxxx	subtract	110
R-type	10	add	100000	add	010
R-type	10	subtract	100010	subtract	110
R-type	10	AND	100100	and	000
R-type	10	OR	100101	or	001
R-type	10	set on less	101010	set on less	111


من R-for بنا
 من صيرت op part
 من صيرت بعد add
 من R-type
 من صيرت بعد add
 من صيرت بعد subtract
 من صيرت بعد and
 من صيرت بعد or
 من صيرت بعد set on less

*Typo in text
 Fig. 5.15: if it is X then there is potential conflict between line 2 and lines 3-7!

ALUOp		Funct field						Operation
ALUOp1	ALUOp0	F5	F4	F3	F2	F1	F0	
0	0	X	X	X	X	X	X	010
0*	1	X	X	X	X	X	X	110
1	X	X	X	0	0	0	0	010
1	X	X	X	0	0	1	0	110
1	X	X	X	0	1	0	0	000
1	X	X	X	0	1	0	1	001
1	X	X	X	1	0	1	0	111

Truth table for ALU control bits


Designing the Main Control



- Observations about MIPS instruction format
 - opcode is always in bits 31-26
 - two registers to be read are always rs (bits 25-21) and rt (bits 20-16)
 - base register for load/stores is always rs (bits 25-21)
 - 16-bit offset for branch equal and load/store is always bits 15-0
 - destination register for loads is in bits 20-16 (rt) while for R-type instructions it is in bits 15-11 (rd) (will require multiplexor to select)

إذا طلبنا تغيير عدد Design فإنا نطلب تغييراً في كودنا multiplexor (Control signal)

Datapath with Control I




Adding control to the MIPS Datapath III (and a new multiplexor to select field to specify destination register): **what are the functions of the 9 control signals?**

Control Signals


Signal Name	Effect when deasserted (0)	Effect when asserted (1) (Active High signal)
RegDst	The register destination number for the Write register comes from the <u>rt</u> field (bits 20-16)	The register destination number for the Write register comes from the <u>rd</u> field (bits 15-11)
RegWrite	None	The register on the Write register input is written with the value on the Write data input
ALUSrc	The second ALU operand comes from the second register file output (Read data 2)	The second ALU operand is the <u>sign-extended</u> , lower 16 bits of the instruction
PCSrc	The PC is replaced by the output of the adder that computes the value of PC + 4	The PC is replaced by the output of the adder that computes the <u>branch target</u>
MemRead	None	Data memory contents designated by the address input are put on the first Read data output
MemWrite	None	Data memory contents designated by the address input are replaced by the value of the Write data input
MemtoReg	The value fed to the register Write data input comes from the ALU	The value fed to the register Write data input comes from the data memory

Effects of the seven control signals

Datapath with Control II



MIPS datapath with the control unit: input to control is the 6-bit instruction opcode field, output is seven 1-bit signals and the 2-bit ALUOp signal



Datapath with Control II (cont.)


Determining control signals for the MIPS datapath based on instruction opcode

Instruction	RegDst	ALUSrc	MemtoReg	Reg Write	Mem Read	Mem Write	Branch	ALUOp1	ALUOp0
R-format	rd	0	0	rd	0	0	0	0	0
lw	rd	1	1	rd	1	0	0	0	0
sw	X	1	X	rs, rd	0	1	0	0	0
beq	X	0	X	rs, rd	0	0	1	0	1

(حرفہ)
R-F
L
S
brn
if
state.


Control word
اسد ہے signal کا
Control
word

Control Signals: R-Type Instruction




Control signals shown in blue


Control Signals: lw Instruction



Control Signals: sw Instruction




Datapath Executing



R-type Instruction: Step 1

add \$t1, \$t2, \$t3 (active = bold)



Fetch instruction and increment PC count

Load Instruction Steps

lw \$t1, offset(\$t2)


1. **Fetch** instruction and increment PC Fetch
تحميل الـ PC + 4
2. **Read** base register from the register file: the base register (\$t2) is given by bits 25-21 of the instruction (الـ offset)
3. **ALU** computes sum of value read from the register file and the sign-extended lower 16 bits (offset) of the instruction E.A
تحميل الـ E.A
الـ address
4. The **sum** from the ALU is used as the address for the data memory (تحميل الـ sum من الـ ALU)
5. The data from the memory unit is written into the register file: the destination register (\$t1) is given by bits 20-16 of the instruction (تحميل الـ \$t1 من الـ mem)

الـ ALU result (الـ sum)
 (تحميل الـ ALU result من الـ mem)
 (تحميل الـ ALU result من الـ mem)

Load Instruction

lw \$t1, offset(\$t2)

الـ ALU result (الـ sum)
 (تحميل الـ ALU result من الـ mem)
 (تحميل الـ ALU result من الـ mem)



Branch Instruction Steps

beq \$t1, \$t2, offset

1. Fetch instruction and increment PC
2. Read two register (\$t1 and \$t2) from the register file
3. ALU performs a subtract on the data values from the register file; the value of PC+4 is added to the sign-extended lower 16 bits (offset) of the instruction shifted left by two to give the branch target address
4. The Zero result from the ALU is used to decide which address result (from step 1 or 3) to store in the PC


ما سبق
 (Write Back) + Mem
 ALU \rightarrow Sub Sub

Branch Instruction

beq \$t1, \$t2, offset

Jump Inst. \rightarrow support \rightarrow 26

(Extra of Decod of Fetch) (3) sub




Implementation: ALU Control Block

ALUOp		Funct field						Operation
ALUOp1	ALUOp0	F5	F4	F3	F2	F1	F0	
0	0	X	X	X	X	X	X	ALU op zero
0*	1	X	X	X	X	X	X	Branch
1	X	X	X	0	0	0	0	010
1	X	X	X	0	0	1	0	→ 110
1	X	X	X	0	1	0	0	000
1	X	X	X	0	1	0	1	001
1	X	X	X	1	0	1	0	→ 111

Truth table for ALU control bits

*Typo in text Fig. 5.15: if it is X then there is potential conflict between line 2 and lines 3-7!

دالة
رابطها
بمنطق




ALU control logic

Implementation: Main Control Block

Signal name	R-format	lw	sw	beq
Op5	0	1	1	0
Op4	0	0	0	0
Op3	0	0	0	1
Op2	0	0	0	0
Op1	0	1	1	0
Op0	0	1	1	0
RegDst	1	0	x	x
ALUSrc	0	1	1	0
MemtoReg	0	1	x	x
RegWrite	1	1	0	0
MemRead	0	1	0	0
MemWrite	0	0	1	0
Branch	0	0	0	1
ALUOp1	1	0	0	0
ALUOp0	0	0	0	1

Truth table for main control signals



Main control PLA (programmable logic array): principle underlying PLAs is that any logical expression can be written as a sum-of-products

Single-Cycle Design Problems

- Assuming fixed-period clock every instruction datapath uses one clock cycle implies: $CPI = 1$ (معدل الأداء = عدد الدورات / رقم التعليمات) / $R_{chip} = 4.5 \text{ GHz}$

- $CPI = 1$ (كل دورة ساعة buffer)

- cycle time determined by length of the longest instruction path (load)

- but several instructions could run in a shorter clock cycle: *waste of time*
- consider if we have more complicated instructions like floating point!

- resources used more than once in the same cycle need to be duplicated

- waste of hardware and chip area*

المدة المتغيرة
أو $freq$!
التي تكون أكثر
شعوراً بالزيادة
معدل تنفيذ وحدة المعالجة
التي هي $freq$
تكون أكثر كفاءة
(معدل تنفيذ)

Example: Fixed-period clock vs. variable-period clock in a single-cycle implementation

- Consider a machine with an additional floating point unit. Assume functional unit delays as follows:
 - memory: 2 ns, ALU and adders: 2 ns, FPU add: 8 ns, FPU multiply: 16 ns, register file access (read or write): 1 ns
 - multiplexors, control unit, PC accesses, sign extension, wires: no delay
- Assume instruction mix as follows:
 - all loads take same time and comprise 31%
 - all stores take same time and comprise 21%
 - R-format instructions comprise 27%
 - branches comprise 5%
 - jumps comprise 2%
 - FP adds and subtracts take the same time and totally comprise 7%
 - FP multiplies and divides take the same time and totally comprise 7%
- Compare the performance of (a) a single-cycle implementation using a fixed-period clock with (b) one using a variable-period clock where each instruction executes in one clock cycle that is only as long as it needs to be (not really practical but pretend it's possible!)

معدل تنفيذ وحدة المعالجة
التي هي $freq$
تكون أكثر كفاءة
(معدل تنفيذ)

معدل تنفيذ وحدة المعالجة
التي هي $freq$
تكون أكثر كفاءة
(معدل تنفيذ)

معدل تنفيذ وحدة المعالجة
التي هي $freq$
تكون أكثر كفاءة
(معدل تنفيذ)

Solution

Instruction class	Instr. mem. ₌₂	Register read ₌₁	ALU oper. ₂	Data mem. ₌₂	Register write ₌₁	FPU add/sub	FPU mul/div	Total time ns.
Load word	2	1 (rs)	2 (E-A)	2	1 ✓	0	0	8
Store word	2	1 (rs, rt)	2 (E-A)	2	0 x	0	0	7
R-format	2	1 (rs, rt)	2 (✓)	0	1 ✓	0	0	6
Branch	2	1 (rs)	2 (✓)	0	0 x	0	0	5
Jump	2	X (rs)	X (✓)	0	0 x	0	0	2
FP mul/div	2	1 (rs, rt)	X (✓)	0	1 ✓	0	16	20
FP add/sub	2	1 (rs, rt)	X (✓)	0	1 ✓	8	0	12

(latency)

الوقت حافظه

- Clock period for fixed-period clock = longest instruction time = 20 ns.

$F_{fixed} = \frac{1}{20ns}$
 (دالة التردد)

- Average clock period for variable-period clock = $8 \times 31\% +$

$7 \times 21\% + 6 \times 27\% + 5 \times 5\% + 2 \times 2\% + 20 \times 7\% + 12 \times 7\%$
 = 7.0 ns.

- Therefore, performance_{var-period} / performance_{fixed-period} = 20/7 = 2.9

Fixing the problem with single-cycle designs

- One solution: a variable-period clock with different cycle times for each instruction class
 - unfeasible*, as implementing a variable-speed clock is technically difficult
- Another solution:
 - use a smaller cycle time...
 - ...have different instructions take different numbers of cycles by breaking instructions into steps and fitting each step into one cycle
 - feasible: multicyle approach!*

Multicycle Approach


الحل اقترح ان كل خطوة من خطوات تنفيذ instruction في clock cycle واحد (Frey في نصه) بتعامل تكون الخطوات بتتوازن

- Break up the instructions into *steps*
 - each step takes one clock cycle
 - balance the amount of work to be done in each step/cycle so that they are about equal
 - restrict each cycle to use at most once each major functional unit so that such units do not have to be replicated
 - functional units can be shared between different cycles within one instruction
- Between steps/cycles
 - At the end of one cycle store data to be used in *later cycles of the same* instruction
 - need to introduce additional *internal* (programmer-invisible) registers for this purpose
 - Data to be used in *later instructions* are stored in programmer-visible state elements: the register file, PC, memory

Multicycle Approach


Single cycle arch. تحتاج لـ 2 mem (data, instr) لقب H.W. arch.

- Note particularities of multicyle vs. single-diagrams
 - single memory for data and instructions
 - single ALU, no extra adders
 - extra registers to hold data between clock cycles




Single-cycle datapath

الحجم اجهز من single (محتاج لـ 2 mem) فيه عترة لوح استخدام. فيه عترة افري اندفوس لـ mem (افري اندفوس) الياهم بلطاع من mem. افري كمان في حيز الياهم اذا اهداها



Multicycle datapath (high-level view)

Multicycle Datapath



Basic multicycle MIPS datapath handles R-type instructions and load/stores: new internal register in red ovals, new multiplexers in blue ovals

Breaking instructions into steps

- Our goal is to break up the instructions into *steps* so that
 - each step takes one clock cycle
 - the amount of work to be done in each step/cycle is about equal
 - each cycle uses at most once each major functional unit so that such units do not have to be replicated
 - functional units can be shared between different cycles within one instruction
- Data at end of one cycle to be used in next *must be stored!!*

Breaking instructions into steps

- We break instructions into the following *potential* execution steps – not all instructions require all the steps – each step takes one clock cycle

Fetch ① Instruction fetch and PC increment (**IF**)

2. Instruction decode and register fetch (**ID**)

3. Execution, memory address computation, or branch completion (**EX**)

4. Memory access or R-type instruction completion (**MEM**)

5. Memory read completion (**WB**)

Each MIPS instruction takes from 3 – 5 cycles (steps)

Fetch
 R-type
 ALU
 memory address
 store
 branch
 not take
 (rs-rt)
 zero signal
 4

(1) R-type
 (2) R-type
 (3) R-type
 (4) R-type
 (5) R-type
 (6) R-type
 (7) R-type
 (8) R-type
 (9) R-type
 (10) R-type
 (11) R-type
 (12) R-type
 (13) R-type
 (14) R-type
 (15) R-type
 (16) R-type
 (17) R-type
 (18) R-type
 (19) R-type
 (20) R-type
 (21) R-type
 (22) R-type
 (23) R-type
 (24) R-type
 (25) R-type
 (26) R-type
 (27) R-type
 (28) R-type
 (29) R-type
 (30) R-type
 (31) R-type

Step 1: Instruction Fetch & PC Increment (**IF**)

- Use PC to get instruction and put it in the instruction register. Increment the PC by 4 and put the result back in the PC.

Can be described succinctly using RTL (Register-Transfer Language):

```

① IR ← Memory[PC];
② PC ← PC + 4;
  
```

(الخطوات السابقة من Fetch)

IR ← Memory[PC] ;
 PC ← PC + 4 ;
 (الخطوات السابقة من Fetch)

Step 2: Instruction Decode and Register Fetch (ID)

- Read registers rs and rt in case we need them.
- Compute the branch address in case the instruction is a branch.

RTL: $A = \text{Reg}[\text{IR}[25-21]]$; $B = \text{Reg}[\text{IR}[20-16]]$; $\text{ALUOut} = \text{PC} + (\text{sign-extend}(\text{IR}[15-0]) \ll 2)$;

Handwritten notes: "عقد = 21", "كان في 21", "B.T", "shift left", "BE", "131", "الجزء الذي", "next", "B.T", "صحة = 1", "صحة P", "الخطوات", "B.T", "صحة = 1", "صحة P", "الخطوات".

Step 3: Execution, Address Computation or Branch Completion

(EX)

Execution

- ALU performs one of four functions depending on instruction type

memory reference: $\text{ALUOut} = A + \text{sign-extend}(\text{IR}[15-0])$;

R-type: $\text{ALUOut} = A \text{ op } B$;

branch (instruction completes): $\text{if } (A == B) \text{ PC} = \text{ALUOut}$;

jump (instruction completes): $\text{PC} = \text{PC}[31-28] \ll 2 \mid (\text{IR}(25-0) \ll 2)$


Handwritten notes: "الصحة الكبيرة", "PC", "shift left", "Connection", "صحة = 1", "صحة P", "الخطوات".

Summary of Instruction Execution

Step name	Action for R-type instructions	Action for memory-reference instructions	Action for branches	Action for jumps
Instruction fetch		IR = Memory[PC] PC = PC + 4		
Instruction decode/register fetch		A = Reg [IR[25-21]] B = Reg [IR[20-16]] ALUOut = PC + (sign-extend (IR[15-0]) << 2)		
Execution, address computation, branch/jump completion	ALUOut = A op B	ALUOut = A + sign-extend (IR[15-0])	if (A == B) then PC = ALUOut	PC = PC [31-28] (IR[25-0] << 2)
Memory access or R-type completion	Reg [IR[15-11]] = ALUOut	Load: MDR = Memory[ALUOut] or Store: Memory [ALUOut] = B	x	✓
Memory read completion		Load: Reg[IR[20-16]] = MDR	x	✓


Multicycle Execution Step (1): Instruction Fetch

IR = Memory[PC];
PC = PC + 4;




Multicycle Execution Step (2): Instruction Decode & Register Fetch

$A = \text{Reg}[\text{IR}[25-21]];$ $(A = \text{Reg}[\text{rs}])$
 $B = \text{Reg}[\text{IR}[20-15]];$ $(B = \text{Reg}[\text{rt}])$
 $\text{ALUOut} = (\text{PC} + \text{sign-extend}(\text{IR}[15-0]) \ll 2)$




Multicycle Execution Step (3): Memory Reference Instructions

$\text{ALUOut} = A + \text{sign-extend}(\text{IR}[15-0]);$
 ↳ Step 2 = B.T
 ↳ Step 3 = MemRef Adres




Multicycle Execution Step (3): ALU Instruction (R-Type)

$$\text{ALUOut} = A \text{ op } B$$




Multicycle Execution Step (3): Branch Instructions

```
if (A == B) PC = ALUOut;
```




Multicycle Execution Step (3): Jump Instruction

$$PC = PC[31-28] \text{ concat } (IR[25-0] \ll 2)$$




Multicycle Execution Step (4): Memory Access - Read (1w)

$$MDR = \text{Memory}[ALUOut];$$




Multicycle Execution Step (4): Memory Access - Write (SW)

Memory[ALUOut] = B;




Multicycle Execution Step (4): ALU Instruction (R-Type)

Reg[IR[15:11]] = ALUOUT



Multicycle Datapath with Control II




Complete multicycle MIPS datapath (with branch and jump capability) and showing the main control block and all control lines

Multicycle Control Step (1): Fetch

$$IR = \text{Memor } PC];$$


$$PC = PC + 4$$



Multicycle Control Step (2): Instruction Decode & Register Fetch

```


A = Reg[IR[25-21]];           (A = Reg[rs])
B = Reg[IR[20-15]];          (B = Reg[rt])
ALUOut = (PC + sign-extend(IR[15-0]) << 2);
    
```



Multicycle Control Step (3): Memory Reference Instructions

```


ALUOut = A - sign-extend(IR[15-0]);
    
```



Multicycle Control Step (3): ALU Instruction (R-Type)

$$\text{ALUOut} = A \text{ op } B;$$

(op: صيغة العدد)
(B: العدد)




000100 12

Multicycle Control Step (3): Branch Instructions

$$\text{if } (A == B) \text{ PC} = \text{ALUOut};$$

(هنا نستخدم صيغة zero) \rightarrow sub


الحظة الثانية
B.T (ما صيغة الـ B.T)
سبب ذلك الخطأ



ب.ت
B.T
(الحظة الثانية)


Multicycle Execution Step (3): Jump Instruction

$$PC = PC[21-28] \text{ concat } (IR[25-0] \ll 2);$$



Multicycle Control Step (4): Memory Access - Read (1w)

$$MDR = Memory[ALUOut];$$




Multicycle Execution Steps (4) Memory Access - Write (sw)

Memory[ALUOut] = B;

*y = sta siveb
Djato*

rr > Bu of 1




Multicycle Control Step (4): ALU Instruction (R-Type)

Reg[IR[15:11]] = ALUOut;

(Reg[Rd] =


ALUOut)

↳ Instr. R₃



Multicycle Execution Steps (5) Memory Read Completion (lw)

Reg[IR[20-16]] = MDR;



Simple Questions

- How many cycles will it take to execute this code?

(5) ←
 + lw \$t2, 0(\$t3)
 (5) ←
 (3) ←
 (4) ←
 + beq \$t2, \$t3, Label #assume not equal
 (4) ←
 + add \$t5, \$t2, \$t3
 + sw \$t5, 8(\$t3)
 Label: ...
 = 21 cycles

(Handwritten notes: "multi cycle", "بالتالي", "خطوة التالى", "E.A", "A + 15")

- What is going on during the 8th cycle of execution? = 3 = A + 15



Clock time-line

- In what cycle does the actual addition of \$t2 and \$t3 takes place? = 16

add \$s1, \$t2, \$t3
 في الدورة 16
 Ex = 16

(Handwritten notes: "في الدورة 16", "Ex = 16")


Implementing Control

- Value of control signals is dependent upon:
 - what instruction is being executed
 - which step is being performed
- Use the information we have accumulated to specify a finite state machine
 - specify the finite state machine graphically, or
 - use microprogramming
- Implementation is then derived from the specification

Review: Finite State Machines

Finite state machines (FSMs):


- a set of states and
- next state function, determined by current state and the input
- output function, determined by current state and possibly input




- We'll use a Moore machine – output based only on current state

Example: Moore Machine

- The Moore machine below, given *input* a binary string terminated by "#", will *output* "even" if the string has an even number of 0's and "odd" if the string has an odd number of 0's




FSM Control: High-level View




Instruction fetch and decode steps of every instruction is identical

FSM Control: Branch Instruction




FSM control to implement branches has 1 state

FSM Control: Jump Instruction



FSM control to implement jumps has 1 state

FSM Control: Complete View



Example: CPI in a multicycle CPU

Assume

- the control design of the previous slide
- An instruction mix of 22% loads, 11% stores, 49% R-type operations, 16% branches, and 2% jumps

What is the CPI assuming each step requires 1 clock cycle?

$$CPI = \begin{cases} \text{load} = 5 \\ \text{store} = 4 \\ \text{R} = 4 \\ \text{B, J} = 3 \end{cases} \text{ MIP}$$

Solution:

- Number of clock cycles from previous slide for each instruction class:
 - loads 5, stores 4, R-type instructions 4, branches 3, jumps 3
- CPI = CPU clock cycles / instruction count

$$= \sum (\text{instruction count}_{\text{class } i} \times CPI_{\text{class } i}) / \text{instruction count}$$


$$= \sum (\text{instruction count}_{\text{class } i} / \text{instruction count}) \times CPI_{\text{class } i}$$

$$= 0,22 \times 5 + 0,11 \times 4 + 0,49 \times 4 + 0,16 \times 3 + 0,02 \times 3$$

Avg CPI = 4,04 (weighted Avg)


weight. \rightarrow $\sum (5+4+4+3+3)$

FSM Control: Implementation



High-level view of FSM implementation: inputs to the combinational logic block are the current state number and instruction opcode bits; outputs are the next state number and control signals to be asserted for the current state


FSM Control: PLA Implementation



Upper half is the AND plane that computes all the products. The products are carried to the lower OR plane by the vertical lines. The sum terms for each output is given by the corresponding horizontal line
 E.g., IorD = S0.S1.S2.S3 + S0.S1.S2.S3

FSM Control: ROM Implementation

- ROM (Read Only Memory)
 - values of memory locations are fixed ahead of time
- A ROM can be used to implement a truth table
 - if the address is m -bits, we can address 2^m entries in the ROM
 - outputs are the bits of the entry the address points to



The size of an m -input n -output ROM is $2^m \times n$ bits – such a ROM can be thought of as an array of size 2^m with each entry in the array being n bits

(عاشق در زمانه)
 (H.W control unit)

FSM Control: ROM vs. PLA

- First improve the ROM: break the table into two parts
 - 4 state bits give the 16 output signals – $2^4 \times 16$ bits of ROM
 - all 10 input bits give the 4 next state bits – $2^{10} \times 4$ bits of ROM
 - Total – 4.3K bits of ROM
- PLA is much smaller
 - can share product terms
 - only need entries that produce an active output
 - can take into account don't cares
- PLA size = (#inputs \times #product-terms) + (#outputs \times #product-terms)
 - FSM control PLA = $(10 \times 17) + (20 \times 17) = 460$ PLA cells
- PLA cells usually about the size of a ROM cell (slightly bigger)


COD Ch. 6

Enhancing Performance with Pipelining


Pipelining

(السرعة من الأداء)
زيادة السرعة speedup

- Start work ASAP!! Do not waste time!



Assume 30 min. each task – wash, dry, fold, store – and that separate tasks use separate hardware and so can be overlapped



MIPS Pipeline

صحيح كد (stam) مفعول كد (stam) انة فن


instr. (مخلفات) → 5 stages (التمرير) Data → two mem (مخلفات)

Five stages, one step per stage


1. IF: Instruction fetch from memory
2. ID: Instruction decode & register read
3. EX: Execute operation or calculate address
4. MEM: Access memory operand
5. WB: Write result back to register

Chapter 4 — The Processor — 4

Pipelined vs. Single-Cycle Instruction Execution: the Plan



Assume 2 ns for memory access, ALU operation; 1 ns for register access: therefore, single cycle clock 8 ns; pipelined clock cycle 2 ns.



Pipelining: Keep in Mind

▪ Pipelining *does not reduce latency* of a single task, it *increases throughput* of entire workload

▪ Pipeline rate *limited by longest stage*

identical pip → potential speedup = number pipe stages

(balanced) multi-stage unbalanced lengths of pipe stages reduces speedup

▪ Time to *fill pipeline* and time to *drain* it – when there is *slack* in the pipeline – reduces speedup

max speed = #stages
max speedup = 5
max speed = 16

Balance: Stage = speedup | Stage = 8 | 30 30 30 30 30 30 30 30

Throughput: Stage ≠ speedup | Stage = 10 | 30 60 20 60 20 60 20 60

$$S = \frac{\text{time between inst. } \& \text{ hop. pip}}{\# \text{ of stage}}$$

Example Problem

non pip = 30 + 30 + 30 + 30 = 120
pip = 30 speedup = 120/30

non pip = 20 + 20 + 60 + 20 = 120
pip = 60 sp = 120/60

- Problem: for the laundry fill in the following table when
- the stage lengths are 30, 30, 30, 30 min., resp.
 - the stage lengths are 20, 20, 60, 20 min., resp.

Person	Unpipelined finish time	Pipeline 1 finish time	Ratio unpipelined to pipeline 1	Pipeline 2 finish time	Ratio unpipelined to pipeline 2
1	120	120	1	120	1
2	240	150	1.6	180	1.3
3	360	180	2	240	1.5
4	480	210	2.2	300	1.6
n	600	240	2.5	360	1.7
	120n	120 + 30(n-1)	4 as n → ∞	120 + 60(n-1)	2 as n → ∞

Person n (inst. n) | 30x4 form | length stage | time 120 + 30(n-1) | max speedup = # stages | 240 (60x4) | speed up (2 بمرتين)

Pipeline Performance

Assume time for stages is

- 100ps for register read or write
- 200ps for other stages


Compare pipelined datapath with single-cycle datapath

Instr	Instr fetch	Register read	ALU op	Memory access	Register write	Total time
lw	200ps	100 ps	200ps	200ps	100 ps	800ps
sw	200ps	100 ps	200ps	200ps	X	700ps
R-format	200ps	100 ps	200ps	X	100 ps	600ps
beq	200ps	100 ps	200ps	X	X	500ps

Chapter 4 — The Processor — 8

* total latency lw pip proc = 5 * (inst job)

Pipeline Performance



Pipeline Speedup

$$\text{Speedup} = \frac{\text{CPU_Time}_{\text{scalar}}}{\text{CPU_Time}_{\text{pipeline}}}$$

(الوقت)
 scalar → single cycle datapath
 pipeline → pip.

$$\text{CPU_Time}_{\text{scalar}} = \text{IC} * \text{CPI} * \text{Cyc_Time}$$

AV Instr. (لكل Instr.)
 = IC * Time/Instr.

$$\text{CPU_Time}_{\text{pipeline}} = (\text{Fill_Time} + \text{IC}) * \text{CPI} * \text{Cyc_Time}$$

AV
 ←-----→
 number of cycles

(Note: Number of instructions > # stages)

$$\text{Fill_Time} = \text{\# of stages} - 1 = S - 1$$

Ex) Stage = 5
 Fill time = 4

$$\text{Speedup} = \frac{\text{CPU_Time}_{\text{scalar}}}{\text{CPU_Time}_{\text{pipeline}}}$$

[stage 5 = mips]
 # of stage

If $\text{IC} \gg S$, Speedup approaches S (max speedup)

Speedup Example

- Assume a program with N instructions: 10% (loads), 10% (stores), 50% (ALU) and 30% (branch). Assume the stage timing of:

$$\text{CPU_Time}_{\text{scalar}} = N * 0.1 * 800 + N * 0.1 * 700 + N * 0.5 * 600 + N * 0.3 * 500$$

10% total 10% 50% 30%
 = $N * 600 \text{ ps}$
 AV Instr. E-T

$$\text{CPU_Time}_{\text{pipeline}} = (S - 1 + N) * 1 * 200$$

(أردنا خطوة)
 (إطار stage)

$$\text{Speedup} = \frac{N * 600}{[(S - 1 + N) * 200]}$$

If $N \gg S$

$$\text{Speedup} = \frac{600N}{200 * N} = 3$$

Speed = 3

Instr	Instr fetch	Register read	ALU op	Memory access	Register write	Total time
lw	200ps	100 ps	200ps	200ps	100 ps	800ps
sw	200ps	100 ps	200ps	200ps		700ps
R-format	200ps	100 ps	200ps		100 ps	600ps
beq	200ps	100 ps	200ps			500ps

$$\lim_{N \rightarrow \infty} \frac{600}{(S-1) + N} = \frac{600}{N} = 3$$

max speedup = 3
 (المرحلة + stage instr + weight instr)

Pipelining MIPS (Hazards)


What makes it hard?

- structural hazards:** different instructions, at different stages, in the pipeline want to use the same hardware resource
- control hazards:** succeeding instruction, to put into pipeline, depends on the outcome of a previous branch instruction, already in pipeline
- data hazards:** an instruction in the pipeline requires data to be computed by a previous instruction still in the pipeline

Before actually building the pipelined datapath and control we first briefly examine these potential hazards individually...

Structural Hazards


- Structural hazard:** inadequate hardware to simultaneously support all instructions in the pipeline in the same clock cycle
- E.g., suppose *single – not separate* – instruction and data memory in pipeline below with *one read port*
 - then a structural hazard between first and fourth lw instructions



- MIPS was designed to be pipelined:** structural hazards are easy to avoid!

Stall on Branch



- Wait until branch outcome determined before fetching next instruction



Control Hazards

Solution 2 Predict branch outcome

e.g. predict branch-not-taken



Branch Prediction

Longer pipelines can't readily determine branch outcome early

- Stall penalty ^(تأخير عقاب) becomes unacceptable



Predict outcome of branch

- Only stall if prediction is wrong

In MIPS pipeline

- Can predict branches not taken
- Fetch instruction after branch, with no delay

MIPS with Predict Not Taken



More-Realistic Branch Prediction

Static branch prediction


- Based on typical branch behavior
- Example: loop and if-statement branches
 - Predict backward branches taken
 - Predict forward branches not taken

Dynamic branch prediction

- Hardware measures actual branch behavior
 - e.g., record recent history of each branch
- Assume future behavior will continue the trend
 - When wrong, stall while re-fetching, and update history

Control Hazards

- Solution 3 Delayed branch:** always execute the sequentially next statement with the branch executing after one instruction delay – compiler's job to find a statement that can be put in the slot that is independent of branch outcome
- MIPS does this – but it is an option in SPIM (Simulator -> Settings)



Delayed branch beq is followed by **add** that is independent of branch outcome



Data Dependences

بدرسه متان بطبع (result correct)


- Flow dependences always need to be obeyed because they constitute true dependence on a value
- Anti and output dependences exist due to limited number of architectural registers
 - They are dependence on a name, not a value

(هتلند 32 ريجيستر استخدا نفس ار به ليد من لندى Anti)




Data Dependence Types

Flow dependence




Read-after-Write (RAW)

Anti dependence



Write-after-Read (WAR)

Output-dependence





Write-after-Write (WAW)

محدوده تعداد stages
 اگر از الوافه من
 read, write, in, write
 (write, read, write)

Data Hazards

■ **Data hazard:** instruction needs data from the result of a previous instruction still executing in pipeline



■ **Solution** Forward data if possible... (نتيجة ALU من قبلها ما تنصب النتيجة استخراصا مباشر) (كل نفس عين ما تنخرت فيه و يكون WB)



Data Hazard (load use data hazard) (من قبلها ما تنصب النتيجة استخراصا مباشر)

Data Hazards

■ Forwarding may not be enough (two inst bubble) e.g., if an R-type instruction following a load uses the result of the load - called **load-use/data hazard**



load + use (من قبلها ما تنصب النتيجة استخراصا مباشر) (كل نفس عين ما تنخرت فيه و يكون WB)


R-format + def (من قبلها ما تنصب النتيجة استخراصا مباشر)

bubble مع الـ F.W ما فيه زيادة متناهي (أسرع) (من قبلها ما تنصب النتيجة استخراصا مباشر)


Code Scheduling to Avoid Stalls

Reorder code to avoid use of load result in the next instruction (Software) حل بجدار (software) compiler

C code for $A = B + E$; $C = B + F$;
 $l_4 t_3$ $l_4 t_1$ $l_4 t_2$ $l_4 t_5$ $l_4 t_4$



Pipeline Summary



The BIG Picture

Pipelining improves performance by increasing instruction throughput

- Executes multiple instructions in parallel
- Each instruction has the same latency

Subject to hazards


- Structure, data, control

Instruction set design affects complexity of pipeline implementation


Pipelined Datapath

- We now move to actually building a pipelined datapath
- First recall the 5 steps in instruction execution
 1. Instruction Fetch & PC Increment (IF)
 2. Instruction Decode and Register Read (ID)
 3. Execution or calculate address (EX)
 4. Memory access (MEM)
 5. Write result into register (WB)
- Review: single-cycle processor
 - all 5 steps done in a single clock cycle
 - dedicated hardware required for each step
- *What happens if we break the execution into multiple cycles, but keep the extra hardware?*


Review - Single-Cycle Datapath "Steps"



Pipelined Datapath




Bug in the Datapath



Write register number comes from another *later* instruction!

Corrected Datapath



Destination register number is also passed through ID/EX, EX/MEM and MEM/WB registers, which are now wider by 5 bits

Pipelined Example

- Consider the following instruction sequence:


```
lw $t0, 10($t1)
sw $t3, 20($t4)
add $t5, $t6, $t7
sub $t8, $t9, $t10
```


Pipeline Operation


- Cycle-by-cycle flow of instructions through the pipelined datapath
 - "Single-clock-cycle" pipeline diagram
 - Shows pipeline usage in a single cycle
 - Highlight resources used
 - c.f. "multi-clock-cycle" diagram
 - Graph of operation over time
- We'll look at "single-clock-cycle" diagrams for load & store

Chapter 4 — The Processor — 42


Single-Clock-Cycle Diagram: Clock Cycle 1




Single-Clock-Cycle Diagram: Clock Cycle 2



Single-Clock-Cycle Diagram: Clock Cycle 3




Single-Clock-Cycle Diagram: Clock Cycle 4




$$(Full\ time = \frac{5}{5} - 1) = 5 - 1 = 4$$


Single-Clock-Cycle Diagram: Clock Cycle 5




Single-Clock-Cycle Diagram: Clock Cycle 6




Single-Clock-Cycle Diagram: Clock Cycle 7



Single-Clock-Cycle Diagram: Clock Cycle 8




Alternative View – Multiple-Clock-Cycle Diagram



Multi-Cycle Pipeline Diagram

Traditional form



Chapter 4 — The Processor — 52

$$\text{③ } \text{AV CPI} = \frac{\# \rightarrow \text{F cycle}}{\# \rightarrow \text{Finish}} = \frac{(5-1) + N}{N} = \frac{N+4}{N} \approx 1$$

Handwritten note: $\text{Fill time (5) stage} = (5-1) + N = N+4$

$$\text{② } \text{CPI} = \frac{\text{Ideal Pip Stage}}{5} = 1$$

Ex) $\text{CPI} = \frac{\text{latency}}{\text{instr. latency}} = 5$ (الوقت / الوقت = 5)


Multi-pip. الفرق بين

Notes

① عند أداء store بوقت 4 cycles أو دونه بوقت 4 cycles، بعد وقت (5) بعد وقت (5) Pip. (الوقت الكلي = 5)

- One significant difference in the execution of an R-type instruction between multicycle and pipelined implementations:
 - register write-back for the R-type instruction is the 5th (the last write-back) pipeline stage vs. the 4th stage for the multicycle implementation. *Why?*
 - think of *structural hazards* when writing to the register file...
- Worth repeating: the *essential difference* between the pipeline and multicycle implementations is the insertion of pipeline registers to *decouple the 5 stages*
- The CPI of an ideal pipeline (no stalls) is 1. *Why?*
- The RaVi Architecture Visualization Project of Dortmund U. has pipeline simulations – see link in our Additional Resources page
- As we develop control for the pipeline keep in mind that the text *does not consider* jump – should not be too hard to implement!

Recall Single-Cycle Control – the Datapath



Recall Single-Cycle – ALU Control

Instruction opcode	AluOp	Instruction operation	Funct Field	Desired ALU action	ALU control input
LW	00	load word	xxxxxx	add	010
SW	00	store word	xxxxxx	add	010
Branch eq	01	branch eq	xxxxxx	subtract	110
R-type	10	add	100000	add	010
R-type	10	subtract	100010	subtract	110
R-type	10	AND	100100	and	000
R-type	10	OR	100101	or	001
R-type	10	set on less	101010	set on less	111

ALUOp		Funct field						Operation
ALUOp1	ALUOp0	F5	F4	F3	F2	F1	F0	
0	0	X	X	X	X	X	X	010
0	1	X	X	X	X	X	X	110
1	X	X	X	0	0	0	0	010
1	X	X	X	0	0	1	0	110
1	X	X	X	0	1	0	0	000
1	X	X	X	0	1	0	1	001
1	X	X	X	1	0	1	0	111

Truth table for ALU control bits

Recall Single-Cycle – Control Signals

Effect of control bits

Signal Name	Effect when deasserted	Effect when asserted
RegDst	The register destination number for the Write register comes from the rt field (bits 20-16)	The register destination number for the Write register comes from the rd field (bits 15-11)
RegWrite	None	The register on the Write register input is written with the value on the Write data input
ALUSrc	The second ALU operand comes from the second register file output (Read data 2)	The second ALU operand is the sign-extended, lower 16-bits of the instruction
Branch	The PC is replaced by the output of the adder that computes the value of PC + 4	The PC is replaced by the output of the adder that computes the branch target
MemRead	None	Data memory contents designated by the address input are put on the first Read data output
MemWrite	None	Data memory contents designated by the address input are replaced by the value of the Write data input
MemtoReg	The value fed to the register Write data input comes from the ALU	The value fed to the register Write data input comes from the data memory

Instruction	RegDst	ALUSrc	Memto-Reg	Reg Write	Mem Read	Mem Write	Branch	ALUOp1	ALUOp0
R-format	1	0	0	1	0	0	0	1	0
lw	0	1	1	1	1	0	0	0	0
sw	X	1	X	0	0	1	0	0	0
beq	X	0	X	0	0	0	1	0	1

Pipeline Control


(تتضمن نفس السبب)

- Initial design – motivated by single-cycle datapath control – use the *same* control signals
- Observe:
 - No separate write signal for the PC as it is written every cycle
 - No separate write signals for the pipeline registers as they are written every cycle
 - No separate read signal for instruction memory as it is read every clock cycle
 - No separate read signal for register file as it is read every clock cycle
- Need to set control signals during each pipeline stage
- Since control signals are associated with components active during a single pipeline stage, can group control lines into five groups according to pipeline stage

Will be modified by hazard detection unit!!

بين خاصية لدر PC (بما انه يكرر على كل دورة ساعة بعد Fetch) (بما انه يكرر على كل دورة ساعة بعد Fetch) (بما انه يكرر على كل دورة ساعة بعد Fetch)

Pipelined Datapath with Control (I)



Pipeline Control Signals

- There are **five stages** in the **pipeline**
 - instruction fetch** | PC increment
 - instruction decode** | register fetch
 - execution** | address calculation
 - memory access**
 - write back**
- Nothing to control as instruction memory read and PC write are always enabled

Instruction	Execution/Address Calculation stage control lines				Memory access stage control lines			stage control lines	
	Reg Dst	ALU Op1	ALU Op0	ALU Src	Branch	Mem Read	Mem Write	Reg write	Mem to Reg
R-format	1	1	0	0	0	0	0	1	0
lw	0	0	0	1	0	1	0	1	1
sw	X	0	0	1	0	0	1	0	X
beq	X	0	1	0	1	0	0	0	X


Handwritten notes: *MemWrite*, *MemRead*, *Branch*, *PCsrc*, *MemtoReg*, *Mux*, *Mux*

Pipelined Execution and Control

- Instruction sequence:

```

lw $10, 20($1)
sub $11, $2, $3
and $12, $4, $7
or $13, $6, $7
add $14, $8, $9
    
```



(Dependencies) اشتغالها به سبب همگامی (اذا)
 به کنترل هکند از Hazard
 بهنا زمین بر
 Control Signal
 Source (شماره)
 به
 بهنا زمین بر
 (Future) (Control Signal)
 Clock cycle 9
 Clock 9
 در لوله = خط از Exe.

Revisiting Hazards

- So far our datapath and control have ignored hazards
- We shall revisit *data hazards* and *control hazards* and enhance our datapath and control to handle them in *hardware*...


Hardware Solution: Forwarding

- Idea: *use intermediate data*, do not wait for result to be finally written to the destination register. Two steps:
 - Detect data hazard (حضورانه صارت Haz)
 - Forward intermediate data to resolve hazard

بدي اوسطه لهدا اعال - Data + الكترول
 كجيبنا ال
 الراء
 Mem
 Stg
 دار
 AM
 Stg


Pipelined Datapath with Control II (as before)

كين بيك ارمزانه صارت
 Haz بتجارتنا دار
 (اقره)
 (RAW)
 بنتر



Control signals emanate from the control portions of the pipeline registers


Forwarding Hardware



a. No forwarding Datapath before adding forwarding hardware

تقريباً
 Ex) $s_{12} \left(s_{11}, s_5 \right)$
 $add \ $s_{12}, \$s_{11}, \s_5

تقريباً
 Ex) $s_{12} \left(s_{11}, s_5 \right)$
 $add \ $s_{12}, \$s_{11}, \s_5
 من أجل أن يكون $Rt = Rr$
 أصبح نفس النتيجة
 في add و dep (التي هي dep)
 من أجل أن يكون $Rt = Rr$
 أصبح نفس النتيجة
 في add و dep (التي هي dep)



b. With forwarding Datapath after adding forwarding hardware

الحال أن يكون $Rt = Rr$
 أصبح نفس النتيجة
 في add و dep (التي هي dep)
 من أجل أن يكون $Rt = Rr$
 أصبح نفس النتيجة
 في add و dep (التي هي dep)

Forwarding Hardware: Multiplexor Control

Mux control

ForwardA = 00
 ForwardA = 10
 ForwardA = 01

Source

ID/EX
 EX/MEM
 MEM/WB

Explanation

The first ALU operand comes from the register file
 The first ALU operand is forwarded from prior ALU result
 The first ALU operand is forwarded from data memory or an earlier ALU result
 The second ALU operand comes from the register file
 The second ALU operand is forwarded from prior ALU result
 The second ALU operand is forwarded from data memory or an earlier ALU result

Depending on the selection in the rightmost multiplexor (see datapath with control diagram)

Data Hazard: Detection and Forwarding

Forwarding unit determines multiplexor control according to the following rules:

EX hazard

1. if (EX/MEM.RegWrite = 1) // if there is a write...
 and (EX/MEM.RegisterRd ≠ 0) // to a non-\$0 register...
 and (EX/MEM.RegisterRd = ID/EX.RegisterRs) // which matches, then...
 ForwardA = 10

if (EX/MEM.RegWrite // if there is a write...
 and (EX/MEM.RegisterRd ≠ 0) // to a non-\$0 register...
 and (EX/MEM.RegisterRd = ID/EX.RegisterRt) // which matches, then...
 ForwardB = 10

Forward A
 if (Rs != 0 and Rs == Rd2 and EX/MEM.RegWrite == 1) Fwd = 1 (01)
 if (Rs != 0 and Rs == Rd3 and WB.RegWrite == 1) Fwd = 2 (10)
 else Fwd = 0 (00)

Data Hazard: Detection and Forwarding

MEM hazard

if (MEM/WB.RegWrite // if there is a write...
 and (MEM/WB.RegisterRd ≠ 0) // to a non-\$0 register...
 and (EX/MEM.RegisterRd ≠ ID/EX.RegisterRs) // and not already a register match
 and (MEM/WB.RegisterRd = ID/EX.RegisterRs) // with earlier pipeline register...
 // but match with later pipeline register, then...

ForwardA = 01

if (MEM/WB.RegWrite // if there is a write...
 and (MEM/WB.RegisterRd ≠ 0) // to a non-\$0 register...
 and (EX/MEM.RegisterRd ≠ ID/EX.RegisterRt) // and not already a register match
 // with earlier pipeline register...
 and (MEM/WB.RegisterRd = ID/EX.RegisterRt) // but match with later pipeline register, then...

ForwardB = 01

This check is necessary, e.g., for sequences such as add \$1, \$1, \$2; add \$1, \$1, \$3; add \$1, \$1, \$4; (array summing?), where an earlier pipeline (EX/MEM) register has more recent data

Forwarding

- Execution example (cont.):

```

sub $2, $1, $3
and $4, $2, $5
or $4, $4, $2
add $9, $4, $2
    
```



8 + 6 = 14 cycles
bubble

كلما سبقنا P-format نرسله ببلو كستار بلو كستار

(defined or use) Clock cycle 6
chug

No bubble (F)

bubble (F. بدون F) (مطلوب)



Data Hazards and Stalls

إذا كان الـ load
صالح (load) قابل
الكتابة (F.W) bubble

Load word can still cause a hazard:


an instruction tries to read a register following a load instruction that writes to the same register

انها (Hazard Detection unit) (1/2) طلبنا

```

lw $2, 20($1)
and $4, $2, $5
or $8, $2, $6
add $9, $4, $2
slt $1, $6, $7
    
```

As even a pipeline dependency goes backward in time forwarding will not solve the hazard




Ex. من (man) (stage) (مطلوب)

بج فستاج
انه فستاج
1500 بج فستاج الـ data بد فستاج الـ (man) (stage)

كنا نرسل الـ P = S
صالح الـ P = S
ف ب P = S
+ Dep
+ mem.

therefore, we need a hazard detection unit to stall the pipeline after the load instruction

Pipelined Datapath with Control II (as before)



ورد ايش تا كانه سيد اكمل دالتان لود
 Data Haz

تكتشف ان لود
 Data Hazard
 سور stall

Hazard Detection Logic to Stall

مع اخطا في Decoding (Decoding Stall)
 مع اخطا في Decoding (Decoding Stall)
 مع اخطا في Decoding (Decoding Stall)

Hazard detection unit implements the following check if to stall

if (ID/EX.MemRead = 1) // if the instruction in the EX stage is a load...
 and (ID/EX.RegisterRt = IF/ID.RegisterRs) // and the destination register
 or (ID/EX.RegisterRt = IF/ID.RegisterRt) // matches either source register
 // of the instruction in the ID stage, then...

stall the pipeline

Conditions

اذا تحقق الشرط
 stall

many Read = 1 مع لود


Mechanics of Stalling

كيفية اختيار
دورة واحدة بعد ما اعطى اي
Cycle

- If the check to stall verifies, then the *pipeline needs to stall only 1 clock cycle* after the load as after that the forwarding unit can resolve the dependency
- What the hardware does to stall the pipeline 1 cycle:
 - *does not let the IF/ID register change (disable write!) - this will cause the instruction in the ID stage to repeat, i.e., stall*
 - therefore, the instruction, just behind, in the IF stage must be stalled as well - so hardware *does not let the PC change (disable write!)* - this will cause the instruction in the IF stage to repeat, i.e., stall
 - *changes all the EX, MEM and WB control fields in the ID/EX pipeline register to 0, so effectively the instruction just behind the load becomes a nop - a bubble is said to have been inserted into the pipeline*
 - note that we cannot turn that instruction into an nop by 0ing all the bits in the instruction itself - recall $nop = 00...0$ (32 bits) - because it has already been decoded and control signals generated

ار طريقة اخرى انه ال PC مابقه (+4) لانه يرجع بعد Fetch للنفس ال. مرة تانية
صبا- الحظة بتغير ال bubble


Hazard Detection Unit



Datapath with forwarding hardware, the hazard detection unit and controls wires - certain details, e.g., branching hardware are omitted to simplify the drawing

Stalling Resolves a Hazard

- Same instruction sequence as before for which forwarding by itself could not resolve the hazard:




Hazard detection unit inserts a 1-cycle bubble in the pipeline, after which all pipeline register dependencies go forward so then the forwarding unit can handle them and there are no more hazards

Stalling

- Execution example:

```

lw $2, 20($1)
and $4, $2, $5
or $4, $4, $2
add $9, $4, $2
    
```




Stalling


- Execution example (cont.):

```
lw $2, 20($1)
and $4, $2, $5
or $4, $4, $2
add $9, $4, $2
```

Clock cycle 4
Clock 4



Clock cycle 5
Clock 5




Stalling

- Execution example (cont.):


```
lw $2, 20($1)
and $4, $2, $5
or $4, $4, $2
add $9, $4, $2
```

$8 + 1 \text{ (bubble)} = 9 \text{ cycle}$

Clock cycle 6
Clock 6



Clock cycle 7
Clock 7



السنة بيك ال Branch Position
 Branch Position
 Branch Taken
 Branch Not Taken

Control (or Branch) Hazards

Control Hazard = Branch Position

- Problem with branches in the pipeline we have so far is that the *branch decision is not made till the MEM stage* – so *what instructions, if at all, should we insert into the pipeline following the branch instructions?*
- Possible solution: *stall* the pipeline till branch decision is known
 - not efficient, slow the pipeline significantly!
- Another solution: *predict* the branch outcome
 - e.g., always predict *branch-not-taken* – *continue with next sequential instructions*
 - if the prediction is wrong have to *flush* the pipeline behind the branch – discard instructions already fetched or decoded – and *continue execution at the branch target*

2
11

Doing Better than Stalling Fetch

- Rather than waiting for true-dependence on PC to resolve, just guess nextPC = PC+4 to keep fetching every cycle
 - Is this a good guess? not taken!
 - What do you lose if you guessed incorrectly?

~20% of the instruction mix is control flow
 ~50% of "forward" control flow (i.e., if-then-else) is taken
 ~90% of "backward" control flow (i.e., loop back) is taken
 Overall, typically ~70% taken and ~30% not taken

$$\begin{aligned} & \text{prediction} \text{ not taken} = 50\% \times 20\% = 10\% \\ & \text{not taken} = 90\% \times 20\% = 18\% \end{aligned}$$

$$\begin{aligned} & \text{not taken} = 90\% \\ & \text{تاكيد} \end{aligned}$$


- Expect "nextPC = PC+4" ~86% of the time, but what about the remaining 14%?

More Sophisticated Direction Prediction

- Compile time (static)
 - Always not taken
 - Always taken
 - BTFN (Backward taken, forward not taken)
 - Profile based (likely direction)
 - Program analysis based (likely direction)
- Run time (dynamic)
 - Last time prediction (single-bit) *Ex. انتصار (خطا بغيره باين) اذا خزرت وطلع الخطا حيزه را اي*
 - Two-bit counter based prediction *Ex. انتصار (خطا بغيره باين) انتصار taken و NTBT*
 - Two-level prediction (global vs. local)
 - Hybrid

92

Predicting Branch-not-taken: Misprediction delay



Optimizing the Pipeline to Reduce Branch Delay

- Move the branch decision from the MEM stage (as in our current pipeline) earlier to the ID stage
 - calculating the branch target address involves moving the branch adder from the MEM stage to the ID stage – inputs to this adder, the PC value and the immediate fields are already available in the IF/ID pipeline register
 - calculating the branch decision is efficiently done, e.g., for equality test, by XORing respective bits and then ORing all the results and inverting, rather than using the ALU to subtract and then test for zero (when there is a carry delay)
 - with the more efficient equality test we can put it in the ID stage without significantly lengthening this stage – remember an objective of pipeline design is to keep pipeline stages balanced
 - we must correspondingly make additions to the forwarding and hazard detection units to forward to or stall the branch at the ID stage in case the branch decision depends on an earlier result

اذا النتيجة متساوية فكله zero
 مع بطعة لمين مع
 زعم بطعة 3 كل
 OR Gate
 وشغل او
 اذا نتيجته او
 out = 0
 فنم 0
 1 = 0
 بصير صفرات
 صاير بول
 في دمج
 اذا جانا بيا
 بنص
 لشار
 01
 01


دردرد
 جامز
 نقله
 اكله
 لبر
 اذلال
 كلف
 لسوا
 اذا
 كلف
 لسوا

Delayed Branching (I)


- Change the semantics of a branch instruction
 - Branch after N instructions (Branch delay slots)
 - Branch after N cycles
- Idea: Delay the execution of a branch. N instructions (delay slots) that come after the branch are always executed regardless of branch direction.
- Problem: How do you find instructions to fill the delay slots?
 - Branch must be independent of delay slot instructions
- Unconditional branch: Easier to find instructions to fill the delay slot
- Conditional branch: Condition computation should not depend on instructions in delay slots → difficult to fill the delay slot

Delayed Branching (II)


Normal code:




Timeline:



Delayed branch code:



Timeline:




96

Fancy Delayed Branching (III)


Delayed branch with squashing (In SPARC)

- If the branch falls through (not taken), the delay slot instruction is not executed
- Why could this help?


Normal code:



Delayed branch code:



Delayed branch w/ squashing:



Delayed Branching (IV)

Advantages:


+ Keeps the pipeline full with useful instructions in a simple way assuming

1. Number of delay slots \equiv number of instructions to keep the pipeline full before the branch resolves (م عدد (صورتك بعد ان المسار) طيار optimization) 3 cycle
2. All delay slots can be filled with useful instructions

Disadvantages:

- Not easy to fill the delay slots (even with a 2-stage pipeline)
 1. Number of delay slots increases with pipeline depth, superscalar execution width
 2. Number of delay slots should be variable with variable latency operations. Why?
- Ties ISA semantics to hardware implementation
 - SPARC, MIPS, HP-PA: 1 delay slot
 - What if pipeline implementation changes with the next design?

An Aside: Filling the Delay Slot



Reducing Branch Delay

- Move hardware to determine outcome to ID stage

- Target address adder

- Register comparator

- Example: branch taken


```

36: sub $10, $4, $8
40: beq $1, $3, 7
44: and $12, $2, $5
48: or $13, $2, $6
52: add $14, $4, $2
56: slt $15, $6, $7
72: lw $4, 50($7)
    
```

TargetAddress = PC + Offset
 PC + Offset = 44 + 7*4 = 72

Data Hazards for Branches

- If a comparison register is a destination of 2nd or 3rd preceding ALU instruction



- Can resolve using forwarding

Impact of Stall on Performance

Each stall cycle corresponds to 1 lost ALU cycle

For a program with N instructions and S stall cycles,

$$\text{Average CPI} = \frac{N+S}{N}$$

S depends on

- frequency of RAW dependences
- exact distance between the dependent instructions
- distance between dependences

Handwritten notes and formulas:

- $\text{Ideal CPI} = 1$
- $\text{Effective CPI} = \frac{1}{1 + \frac{S}{N}}$
- $I = \left(\frac{\text{Ideal}}{\text{PIP}} \right) \rightarrow \text{Avg CPI}$
- لغز بيك فتون وقت استغراق در اس

Simple Example: Comparing Performance I

Compare performance for single-cycle, multicycle, and pipelined datapaths using the gcc instruction mix

Handwritten notes and calculations:

- assume 2 ns for memory access, 2 ns for ALU operation, 1 ns for register read or write
- assume gcc instruction mix: 23% loads, 13% stores, 19% branches, 2% jumps, 43% ALU
- for pipelined execution assume
 - 50% of the loads are followed immediately by an instruction that uses the result of the load (RAW hazard)
 - 25% of branches are mispredicted
 - branch delay on misprediction is 1 clock cycle
 - jumps always incur 1 clock cycle delay so their average time is 2 clock cycles

Calculations:

- $23\% \times 50\% = 11.5\%$ (load use)
- $19\% \times 25\% = 4.75\%$ (branch mispred.)
- $19\% \times 25\% = 4.75\%$ (branch jump)
- $19\% \times 25\% = 4.75\%$ (branch jump)
- $19\% \times 25\% = 4.75\%$ (branch jump)

Other notes: MIPS, branch, jump, click cycle delay, Two clock cycle.

Simple Example: Comparing Performance II

- Single-cycle (p. 373): average instruction time 8 ns

Cycle period = 2 + 1 + 2 + 2 + 1 = 8ns (load)

clock per = load = 8n
init

CPI = 1
No Hazards (ماتسا بلكا بولسا كرامس)

Ex. time = Inst * 8n
Execution time

- Multicycle (p. 397): average instruction time 8.04 ns

Cycle period = max(2, 1, 2, 2, 1) = 2ns (المشبع الحد)

No Hazards

CPI = 5, 4, 3 (load, store, branch)

LD instruction time = 5 * 2 = 10 ns

SW, Rtype instruction time = 4 * 2 = 8 ns

Br, J instruction time = 3 * 2 = 6 ns

average instruction time = 0.23 * 10 + 0.13 * 8 + 0.19 * 6 + 0.02 * 6 + 0.43 * 8

= 8.04 (weighted Avg) (CPI or latency)

Branch
store
load

ASsem Ideal CPI 1 ALU, other inst 1.5 * # of ins *

Simple Example: Comparing Performance III

Pipelined:

- loads use 1 cc (clock cycle) when no load-use dependency and 2 cc when there is dependency - given 50% of loads are followed by dependency the average cc per load is 1.5

- stores use 1 cc each

- branches use 1 cc when predicted correctly and 2 cc when not - given 25% misprediction average cc per branch is 1.25

CPI = .25 * 2 + .75 * 1 = 1.25 (المع predict)

- jumps use 2 cc each

- ALU instructions use 1 cc each

- therefore, average CPI is

1.5 * 23% + 1 * 13% + 1.25 * 19% + 2 * 2% + 1 * 43% = 1.18

- therefore, average instruction time is 1.18 * 2n = 2.36 ns

ثابت (المشبع الحد) 2
المعدل Throughput مع تغير

Cycle time (ns)

AV CPI = 1.18
Ideal CPI = 2n 5
2.36 / 2n = 1.18

Performance Analysis

(Prediction) branch

- correct guess \Rightarrow no penalty
- incorrect guess \Rightarrow 2 bubbles
- Assume
 - no data hazards

20% control flow instructions (20% من EX)

70% of control flow instructions are taken (80% تقريباً العام)

$$E CPI = [1 + (0.20 * 0.7) * 2] = 1.28$$

$$E CPI = [1 + 0.14 * 2] = 1.28$$

probability of a wrong guess (1 - 86%)

penalty for a wrong guess (2 bubbles)

Can we reduce either of the two penalty terms?

بدي اقلار penalty = لما انت لعنار man كرون اذا ka ad ka
 اشريه + Completer Adder = decod Stray
 عندتكون اكر تلايكن ار (penalty)

Computer Organization

Slide Sources: Patterson & Hennessy COD book site
 (copyright Morgan Kaufmann)
 adapted and supplemented

COD Ch. 7

Large and Fast: Exploiting Memory Hierarchy

* بيتا د CPU تا man في (System Bus)

KB
MB
1,2 GB
TB

Memories: Review

Ship CPU
Cache
Access time
level
Main mem. (RAM)
CPU
Access time
level
Secondary storage
Primary storage (Rolling)

إذا طمئت [Ship] وها عندي level اتقائه ار Man. فيه تعبر عن CPU
تار Access time بصير اقل و البنا و الكا و ادر Cost و الحجم اكبتر بصير
ترجع لـ (Cache level) قطع برا على (Secondary storage) لتبغض (Primary storage)

دردت بكون قليل جديا
Access time عالية جديا الحجم جديا (Tera Byte)

value is stored as a charge on capacitor that must be periodically refreshed, which is why it is called **dynamic**
very small - 1 transistor per bit - but factor of 5 to 10 slower than SRAM
used for **main memory**

value is stored on a pair of inverting gates that will exist indefinitely as long as there is power, which is why it is called **static**
very fast but takes up more space than DRAM - 4 to 6 transistors per bit
used for **cache**

DRAM (Dynamic Random Access Memory):
SRAM (Static Random Access Memory):

Speed + Access time
Capacity

Fastest
Slowest

Cost (\$/bit)
Highest
Lowest

Size on one ship mem
Smallest
Biggest

CPU + mem
الكل اقل
او رج
حجوز داخل ال data path
Biggest
Lowest

inf man
ار mem نفسا ما يكون موجودة في ال data path
Cache
mem


ال data path
CPU

Memory Hierarchy

انخفاض في (Cache) كلما يكثر سرعة الوصول الى الذاكرة (Cache) عالية
 * سرعة الوصول الى الذاكرة (Cache) كلما يكثر سرعة الوصول الى الذاكرة (Cache) عالية
 * سرعة الوصول الى الذاكرة (Cache) كلما يكثر سرعة الوصول الى الذاكرة (Cache) عالية

- Users want large and fast memories...
 - expensive and they don't like to pay...

- Make it seem like they have what they want...
 - memory hierarchy
 - hierarchy is inclusive, every level is subset of lower level
 - performance depends on hit rates




Locality

المبدأ الذي يفسر لماذا
 تنفيذ البرنامج
 performs.

طريقة عمل الـ CPU الكود الذي يكتبه المبرمج
 behavior (الذي يكتبه المبرمج)
 principle of locality (الذي يكتبه المبرمج)

- Locality** is a principle that makes having a memory hierarchy a good idea
 - If an item is referenced then because of
 - temporal locality**: it will tend to be again referenced soon
 - e.g., instructions in a loop, induction variables
 - spatial locality**: nearby items will tend to be referenced soon
 - E.g., sequential instruction access, array data



Hit and Miss

mem. إذا لم تكن البيانات في mem. (x)

إذا ما لم تكن البيانات (1-x)

كل ما كان Hit أعلى الكفاءة تكون Hit rate

$$\text{miss rate} + \text{hit rate} = 1$$

اصب البيانات في هذا level

- Focus on *any two adjacent* levels – called, **upper** (closer to CPU) and **lower** (farther from CPU) – in the memory hierarchy, because each block copy is always between two adjacent levels

main mem. (تجربته CPU)

Terminology:

- block**: minimum unit of data to move between levels
- hit**: data requested is in upper level
- miss**: data requested is not in upper level
- hit rate**: fraction of memory accesses that are hits (i.e., found at upper level)
- miss rate**: fraction of memory accesses that are not hits

$$\text{hit rate} = \frac{\text{hits}}{\text{access}}$$

hit + miss

البيانات تنقسم إلى كتل (حجم) في الذاكرة
البيانات التي في الذاكرة
البيانات التي في الذاكرة
البيانات التي في الذاكرة
البيانات التي في الذاكرة

$$\text{miss rate} = 1 - \text{hit rate}$$

hit time: time to determine if the access is indeed a hit + time to access and deliver the data from the upper level to the CPU

miss penalty: time to determine if the access is a miss + time to replace block at upper level with corresponding block at lower level + time to deliver the block to the CPU


الوقت الذي يستغرقه الوصول إلى الذاكرة
الوقت الذي يستغرقه الوصول إلى الذاكرة
الوقت الذي يستغرقه الوصول إلى الذاكرة
الوقت الذي يستغرقه الوصول إلى الذاكرة
الوقت الذي يستغرقه الوصول إلى الذاكرة

Caches

By simple example

(١٤٤)

- assume block size = one word of data



(load, store) CPU (Xn)

Reference to X_n causes miss so it is fetched from memory

إذا لم يكن في الذاكرة (Cache) فسيتم جلبه من الذاكرة (main mem.)
الوقت الذي يستغرقه الوصول إلى الذاكرة (Cache)
الوقت الذي يستغرقه الوصول إلى الذاكرة (Cache)
الوقت الذي يستغرقه الوصول إلى الذاكرة (Cache)
الوقت الذي يستغرقه الوصول إلى الذاكرة (Cache)

Issues:

- how do we know if a data item is in the cache?
- if it is, how do we find it?
- if not, what do we do?

- Solution depends on cache addressing scheme...

mapping: كل شيء موجود في (main mem) ليتم إرساله
 إلى نقل البيانات في (main mem cache) لتخزينه فيه

Cache Design Rules

أي (address) مع استعمال تقسيم 6 بت (مع (block)) مع نقل block كل مرة (3) إذا كان حجم الـ block = 4B = 4 bytes (بـ 4 بت) (offset)

Address = [Block Address] [Block Offset] (32 bit) (2 bit) (2 bit) (2 bit)

Address = [Tag] [Index] [Word Offset] [Byte Offset] (2 bit) (2 bit) (2 bit) (2 bit)

Block_bits = $\log_2(\text{Block_Size})$

#Blocks in Cache = $\frac{\text{Cache_Size}}{\text{Block_Size}}$ (32-10) (Block size)

#Sets in Cache = #Blocks / Set Size

Set Size = number of ways in the cache

- For direct cache : Set Size = 1 (#Sets = #Blocks)
- For fully associative : Set Size = #Blocks (#Sets = 1)
- For k-way associative: Set Size = k

Index_bits = $\log_2(\text{\#Sets})$ (Set = way) (Set size)

Tag_bits = Address_bits - (Block_bits + Index_bits)



Direct Cache Example

1 way = 1 way (set size = 1) [#set = #block]

- A cache is direct-mapped and has 64 KB data. Each block contains 32 bytes. The address is 32 bits wide. What are the sizes of the tag, index, and block offset fields?
 - offset = $\log_2 \text{size block}$
 - index = $\log_2 \text{\#set}$ → #set = #block → #set = #of block
 - #block = $\frac{\text{Size cache}}{\text{size block}}$ → $\log_2 32 = 5$ [offset = $\log_2 \text{size block}$]
- # bits in block offset = 5 (since each block contains 2^5 bytes)
 - $2^6 / 2^5 = 2^1 = 2K \text{ block}$
- # blocks in cache = $64 \times 1024 / 32 = 2048 \text{ blocks}$
 - So # bits in index field = 11 (since there are 2^{11} blocks)
 - $\log_2 2K = \log_2 2^{11} = 11 \text{ bit}$ (5 bit = off) (11 = id)
- # bits in tag field = $32 - 5 - 11 = 16$ (the rest!)
 - 16 (الباقي) (الباقي)

K-way Cache Example

- A cache is 4-way set-associative and has 64 KB data. Each block contains 32 bytes. The address is 32 bits wide. What are the sizes of the tag, index, and block offset fields?

Size set = 4 block
 Size of the block = 32 bytes
 $off = \log_2 32 = 5$

- # bits in block offset = 5 (since each block contains 2^5 bytes)

- # blocks in cache = $64 \times 1024 / 32 = 2048$ (2^{11})

- # sets in cache = $2048 / 4 = 512$ (2^9) sets (a set is $4 = 2^2$ blocks kept in the cache for each index)

So # bits in index field = 9

- # bits in tag field = $32 - 5 - 9 = 18$



meta data
 Tag
 Cache
 data
 Cache
 meta data
 Cache

Tags and Valid Bits

Cache (hit) Cache (not present)
 Cache (miss) Cache (not present)
 Search (key) Search (key)
 address address
 (hit) (miss)

How do we know which particular block is stored in a cache location?

- Store block address as well as the data
- Actually, only need the high-order bits
- Called the tag

What if there is no data in a location?


- Valid bit: 1 = present, 0 = not present
- Initially 0



Direct Mapped Cache

Addressing scheme in *direct mapped* cache:

- cache block address = memory block address **mod** cache size (*unique*)
- if cache size = 2^m , cache address = lower m bits of n -bit memory address
- remaining upper $n-m$ bits kept as *tag bits* at each cache block
- also need a *valid bit* to recognize valid entry



Cache Example

- 8-blocks, 1 word/block, direct mapped
- Initial state, Mem=32 words (or blocks)

Index	V (one bit)	Tag	Data
000	N (no valid)		
001	N		
010	N		
011	N		
100	N		
101	N		
110	N		
111	N		

[Meta data]

ال data الحقة

= Cache
8 Block of data
ship
8 Block Data + 8 Tag
+ 8 Valid bit +
8 addresses
Addresses

Cache Example

امارة او kay الذاكرة في Cache هواد kay
 يلى (اجايش) ب address دار U=1 hit

Hit صادقة او
 ار kay يلى من address
 ال kay يلى من Cache
 U=1 دار

Word addr	Binary addr	Hit/miss	Cache block
22 $22/8=2$	10110	Hit	110
26 $26/8=3$	11010	Hit	010

في حافيا دايم ابرج
 على mem
 لقران اعدادات المحبوبة
 في ان Cache المعجوبة

Index	V	Tag	Data
000	N		
001	N		
010	Y $U=1$	11	Mem[11010]
011	N		
100	N		
101	N		
110	Y = 1	10	Mem[10110]
111	N		

Cache Example

Word addr	Binary addr	Hit/miss	Cache block
16 $16/8=2$	10000	Miss	000
3 $3/8=0$	00011	Miss	011
16	10000	Hit	000

Index	V	Tag	Data
000	Y	10	Mem[10000] (Cache miss) Cold
001	N		
010	Y	11	Mem[11010]
011	Y	00	Mem[00011] (Cache miss) Cold
100	N		
101	N		
110	Y	10	Mem[10110]
111	N		

كانه حاجية
 عليه نقل
 عبرت او ال ال (1)
 د ال Tag ب ال اناج

Cache Example

Word addr	Binary addr	Hit/miss	Cache block
18	$18/8=2$ 10 010	Miss	010

صحيح! hit? انا 13 احقق الشرط الثاني كيدي اسوف تدرس صفحة ال (11) (11) tag
 ار tag بين كلتا (10) كان (11) وادوات بيم [11010] Mem بقية ال
 (11) tag
 وصيد (10)

صدا متاوسنا (11)
 اذا راج اجهه miss
 (Conflict)
 كاشا الكاشيان
 دات لكن الداتا
 صطفقة ومرتت من
 (tag) طورت القوية
 وطفقة الجبرية

Index	V	Tag	Data
000	Y	10	Mem[10000]
001	N		
010	Y	10	Mem[10010]
011	Y	00	Mem[00011]
100	N		
101	N		
110	Y	10	Mem[10110]
111	N		


(Conflict) miss
 Miss: Tag mismatch



Direct Mapped Cache

$tag = 32 - 10 - 2$

MIPS style:



What kind of locality are we taking advantage of? \Rightarrow Temporal locality

طريقة البحث (ر) افتراد index
 راد ريت (Address) بين في Cache
 كما في ارب index المفضي
 مع الكاش كاشو مباشر
 الماسد راج اساله حل $[V=1]$!
 راد ريت (Address) بين في Cache
 مع الكاش كاشو مباشر
 الماسد راج اساله حل $[V=1]$!
 راد ريت (Address) بين في Cache
 مع الكاش كاشو مباشر
 الماسد راج اساله حل $[V=1]$!

ما انتظام الكاش
 او Word size 4B (في انا صلا 2 بايت)
 صفة 216 انا صلا
 او 63B للاربع
 في انا صلا 2 بايت
 (locality)
 (hit) 1
 (miss) 0


Cache Read Hit/Miss

- Cache miss في Fetch / or (Mem. Cache load)
- Cache read hit: no action needed
- Instruction cache read miss:
 1. Send original PC value (current PC - 4, as PC has already been incremented in first step of instruction cycle) to memory
 2. Instruct main memory to perform read and wait for memory to complete access - stall on read
 3. After read completes write cache entry
 4. Restart instruction execution at first step to refetch instruction
- Data cache read miss:
 - Similar to instruction cache miss
 - To reduce data miss penalty allow processor to execute instructions while waiting for the read to complete until the word is required - stall on use (why won't this work for instruction misses?)

الpip خطه الاستن (bubble) (stall) ليس (data miss penalty)

من الoptimization البطة يلي بخداد نقل من ال (stalling) انوارا تاكد لتتضمن mem. تجميع اداتا 6 طين القذ (other inst)

DECStation 3100 Cache (MIPS R2000 processor)



من فضلا بصر ال load كد ما تجميع اداتا كذا تتنقل البرقة

index = 16K = 16 * 2¹⁰

index = log₂(6384)

total para

Overhead = 49 bit * 16K

16K * 32

Entry ال ال (valid bit + Tag (16 bit) + word of Data)

32 + 16 + 1 = 49 bit * 16K

Cache with 16K 1-word blocks: byte offset (least 2 significant bits) is ignored and next 14 bits used to index into cache

16K * 32

Cache Write Hit/Miss

بدی ایجاب دارد (بدی) inst. mem. (بدی) در صورت
 که میکتب به mem.
 اختصار از Ex. بدی اعل (Stor. inst.) SW

Write-through scheme

on **write hit**: replace data in cache and memory with every write hit to avoid **inconsistency**

on **write miss**: write the word into cache and memory - obviously no need to read missed word from memory!

Write-through is **slow** because of always required memory write

- performance is improved with a **write buffer** where words are stored while waiting to be written to memory - processor can continue execution until write buffer is full
- when a word in the write buffer completes writing into main that buffer slot is freed and becomes available for future writes
- DEC 3100 write buffer has 4 words

Write-back scheme

write the data block **only** into the **cache** and **write-back** the block to main **only when** it is replaced


more efficient than write-through, more complex to implement



Direct Mapped Cache: Taking Advantage of Spatial Locality

Taking advantage of spatial locality with **larger blocks**:

Address showing bit positions
 31...16 15...4 3 2 1 0
 Block offset (2 Byte) 2 Byte offset



Cache with **4K 4-word blocks**; **byte offset** (least 2 significant bits) is ignored, next 2 bits are **block offset**, and the next 12 bits are used to index into cache

$(16 \times 4 = 64 \text{ KB } 64 \text{ data})$

بعضی بدی ایجاب دارد
 در حالت موجوده در Cache
 هیچ اکثراً در بدی ایجاب دارد
 Cache (فوتی) mem.
 در محتاج ایجاب دارد
 Mem.
 Store instr. mem.
 Perform
 Inconsist.
 Cache
 mem.
 new
 old
 Cache
 mem.
 In Cro.

Block
 block
 Cache
 Conflict Miss
 Pollution
 Cache

Direct Mapped Cache: Taking Advantage of Spatial Locality

Cache replacement in large (multiword) blocks:

word **read miss**: read entire block from main memory

word **write miss**: cannot simply write word and tag!

Why?!

writing in a **write-through** cache:

- if *write hit*, i.e., tag of requested address and cache entry are equal, continue as for 1-word blocks by replacing word and writing block to both cache and memory
- if *write miss*, i.e., tags are unequal, fetch block from memory, replace word that caused miss, and write block to both cache and memory
- therefore, unlike case of 1-word blocks, a write miss with a multiword block causes a memory read


Direct Mapped Cache: Taking Advantage of Spatial Locality

- Miss rate falls at first with increasing block size as expected, but, as block size becomes a large fraction of total cache size, miss rate may go up because

- there are few blocks

- competition for blocks increases

- blocks get ejected before most of their words are accessed (*thrashing* in cache)



Miss rate vs. block size for various cache sizes

Example Problem

$2^0 = 1$
 $m = 0$

- How many total bits are required for a direct-mapped cache with 128 KB of data and 1-word block size, assuming a 32-bit address?

- Cache data = 128 KB = 2^{17} bytes = 2^{15} words = 2^{15} blocks
- Cache entry size = block data bits + tag bits + valid bit

1 word = $32 + (32 - (15) - 2) + 1 = 48$ bits

- Therefore, cache size = $2^{15} \times 48$ bits = 1.5 MB
- $2^{15} \times (1.5 \times 32)$ bits = 1.5×2^{20} bits = 1.5 Mbits
- data bits in cache = 128 KB \times 8 = 1 Mbits
- total cache size/actual cache data = 1.5

(range overhead) / (extra data overhead)

50% overhead

$\log_2 2^{15} = 15$ index
 $2^{15} \times (48 \times 32 \text{ bit})$
 $= 2^{15} \times (1.5 \times 32)$
 $2^5 \times 2^5 \times 1.5 \text{ bit}$
 $2^{10} \times 1.5 \text{ bit}$

Example Problem

- How many total bits are required for a direct-mapped cache with 128 KB of data and 4-word block size, assuming a 32-bit address?

$2^4 = 16$ words

- Cache size = 128 KB = 2^{17} bytes = 2^{15} words = 2^{13} blocks

- Cache entry size = block data bits + tag bits + valid bit
- = $128 + (32 - (13) - 2) + 1 = 144$ bits


- Therefore, cache size = $2^{13} \times 144$ bits = 2^{13}
- $\times (1.25 \times 128)$ bits = 1.25×2^{20} bits = 1.25 Mbits

- data bits in cache = 128 KB \times 8 = 1 Mbits
- total cache size/actual cache data = 1.25

more overhead / block size / 1.25

Example Problem

Consider a cache with 64 blocks and a block size of 16 bytes. What block number does byte address 1200 map to?



As block size = 16 bytes:


byte address 1200 \Rightarrow block address $\lfloor 1200/16 \rfloor = 75$

As cache size = 64 blocks:

block address 75 \Rightarrow cache block $(75 \bmod 64) = 11$

Byter \rightarrow Block \rightarrow Cache

~~64%~~ 75%



Improving Cache Performance

Use split caches for instruction and data because there is more spatial locality in instruction references:

Program	Block size in words	Instruction miss rate	Data miss rate	Effective <u>combined</u> miss rate
gcc	1	6.1%	2.1%	5.4%
	4 \Rightarrow <small>زيادة في حجم الـ block</small>	2.0%	1.7%	1.9%
spice	1	1.2%	1.3%	1.2%
	4 \Rightarrow <small>زيادة في حجم الـ block</small>	0.3%	0.6%	0.4%

Miss rates for gcc and spice in a MIPS R2000 with one and four word block sizes

Make reading multiple words (higher bandwidth) possible by increasing physical or logical width of the system...

برلما سندر ال word واحد رجع (B.W) بديهي

Improving Cache Performance by Increasing Bandwidth

Assume: Cache block of 4 words

1 clock cycle to send address to memory address buffer (1 bus trip)

15 clock cycles for each memory data access

1 clock cycle to send data to memory data buffer (1 bus trip)

Handwritten notes: $4 \times 15 = \text{Trans. Time} + 4$
 $+ 4 = 65 \text{ cycles}$
 (one cycle) block block

a. One-word-wide memory organization
 $1 + 4 \times 15 + 4 \times 1 = 65 \text{ cycles}$

b. Wide memory organization
 4 word wide memory and bus
 $1 + 1 \times 15 + 1 \times 1 = 17 \text{ cycles}$

c. Interleaved memory organization
 4 word wide memory only
 $1 + 1 \times 15 + 4 \times 1 = 20 \text{ cycles}$

Handwritten notes: **Miss penalties** (in Parallel) على اصدار مكتب الذاكرة (bus) 40 جود على جود اصداكاه

Performance


- Simplified model assuming equal read and write miss penalties:

$$\text{CPU time} = (\text{execution cycles} + \text{memory stall cycles}) \times \text{cycle time}$$

$$\text{memory stall cycles} = \text{memory accesses} \times \text{miss rate} \times \text{miss penalty}$$

- Therefore, two ways to improve performance in cache:

- decrease miss rate
- decrease miss penalty
- what happens if we increase block size?



Example Problems

Assume for a given machine and program:

- instruction cache miss rate 2% $\text{hit rate} = 98\%$
- data cache miss rate 4% $\text{hit} = 96\%$
- miss penalty always 40 cycles $\text{اداءا للمبنة السات}$
- CPI of 2 without memory stalls بدون الذاكرة
- frequency of load/stores 36% of instructions

- How much faster is a machine with a perfect cache that never misses?
- What happens if we speed up the machine by reducing its CPI to 1 without changing the clock rate? بدي اقل ال CPI
- What happens if we speed up the machine by doubling its clock rate, but if the absolute time for a miss penalty remains same? $\text{تضاعف ال Frequency}$

Solution

Assume instruction count = I

او ايراصح لصفحة $\text{CPI} = 0.18$

$$\text{Instruction miss cycles} = I \times 2\% \times 40 = 0.8 \times I$$

$$\text{Data miss cycles} = I \times 36\% \times 4\% \times 40 = 0.576 \times I$$

$$\text{So, total memory-stall cycles} = 0.8 \times I + 0.576 \times I = 1.376 \times I$$

- in other words, 1.376 stall cycles per instruction

$$\text{Therefore, CPI with memory stalls} = 2 + 1.376 = 3.376$$

Assuming instruction count and clock rate remain same for a perfect cache and a cache that misses:

CPU time with stalls / CPU time with perfect cache

$$= 3.376 / 2 = 1.688$$

$\text{معنى ال hit rate} = 100\% \text{ حاضرة (miss)}$

Performance with a perfect cache is better by a factor of 1.688

Solution (cont.)

2.

- [CPI without stall = 1]
- CPI with stall = $1 + 1.376 = \boxed{2.376}$
 - (clock has not changed so stall cycles per instruction remains same)
- CPU time with stalls / CPU time with perfect cache
= CPI with stall / CPI without stall
= 2.376
- Performance with a perfect cache is better by a factor of 2.376
- Conclusion: with higher CPI cache misses "hurt more" than with lower CPI

(تعني الـ 2.376 ان الـ 1.376 من الـ 2.376 هي الـ 1.376 من الـ 2.376)
 (مقارنة مع الـ 1.376 من الـ 2.376)

مقارنة مع (CPI اقل)

Solution (cont.)

3.

- With doubled clock rate, miss penalty = $2 \times 40 = 80$ clockcycles
- Stall cycles per instruction =
 $(I \times 2\% \times 80) + (I \times 36\% \times 4\% \times 80) = \boxed{2.752 \times I}$
- faster machine with cache miss has CPI = $2 + 2.752 = 4.752$
- CPU time with stalls / CPU time with perfect cache CPI 1.4
= CPI with stall / CPI without stall
= $4.752 / 2 = \boxed{2.376}$
- Performance with a perfect cache is better by a factor of 2.376
- Conclusion: with higher clock rate cache misses "hurt more" than with lower clock rate

Decreasing Miss Rates with Associative Block Placement

- Cache (مخزن) CPU نصيب من address من 16 mem من bank من
 mem من 16 bank من
 Cache (مخزن) CPU نصيب من address من 16 mem من bank من
- Direct mapped:** one unique cache (location) for each memory block
 cache block address = memory block address mod cache size
 Capacity miss: انما Cache قلت الخواصة اجمار Cache
 Cold miss: ارد ما ليس وار عاص
 Conflict miss: يكون في Cache واحدة
 - Fully associative:** each memory block can locate anywhere in cache
 all cache entries are searched (in parallel) to locate block
 Conflict miss: يكون في Cache واحدة
 Capacity miss: انما Cache قلت الخواصة اجمار Cache
 - Set associative:** each memory block can place in a unique set of cache locations – if the set is of size n it is n-way set-associative
 cache set address = memory block address mod num of sets in cache
 all cache entries in the corresponding set are searched (in parallel) to locate block
 Fully ass. (كامل)
 Set (مجموعة) انه مشتمل على block او اكثر
 n-way (نوع) يكون فيها عدد block التي ب n-way
- Increasing degree of associativity**
 reduces miss rate
 increases hit time because of the parallel search and then fetch
 ال Search hint (اكثر)
 ال Set ال block n

Decreasing Miss Rates with Associative Block Placement

Cache block عدد 8
 Set = 8 / 2 = 4 (بلاك) في set
 # ال set

Direct Mapped 2-way Set Associative Fully Associative

Cache Block # 0 1 2 3 4 5 6 7 Set # 0 1 2 3 1 Set

Data Data Data

Tag Tag Tag

Search Search Search


12 mod 8 = 4 12 mod 4 = 0

hit miss 4 set CPU address بلحاظ

Location of a memory block with address 12 in a cache with 8 blocks with different degrees of associativity

ال Search ال set
 ال set ال block 8
 ال set ال block 8
 ال set ال block 8
 ال set ال block 8

Decreasing Miss Rates with Associative Block Placement



Example Problems

- Find the number of misses for a cache with four 1-word blocks given the following sequence of memory block accesses:

[0, 8, 0, 6, 8]

for each of the following cache configurations

- direct mapped (one way)
- 2-way set associative (use LRU replacement policy)
- fully associative (4 way)


Note about LRU replacement

in a 2-way set associative cache LRU replacement can be implemented with one bit at each set whose value indicates the mostly recently referenced block


Handwritten notes:
 - $1 \text{ word} = 1 \text{ block}$
 - $0, 8, 0, 6, 8$ sequence
 - LRU (Least Recently Used)
 - $First in First out$
 - $Capacity$ (قدرة التخزين)
 - $miss$ (خطأ في الوصول)
 - hit (نجاح في الوصول)
 - $Cache$ (ذاكرة التخزين المؤقت)
 - Man (معلم)
 - $Vector$ (متجه)
 - $Even$ (زوجي)
 - Odd (فرد)

Solution

- 1 (direct-mapped)



Block address	Cache block
0	0 ($= 0 \pmod{4}$)
6	2 ($= 6 \pmod{4}$)
8	0 ($= 8 \pmod{4}$)



Block address translation in direct-mapped cache

Address of memory block accessed	Hit or miss	Contents of cache blocks after reference			
		0	1	2	3
0	miss	Memory[0]			
8	miss	Memory[8]			
0	miss	Memory[0]			
6	miss	Memory[0]		Memory[6]	
8	miss	Memory[8]		Memory[6]	

Cache contents after each reference - red indicates new entry added

5 misses

$$\frac{5 \text{ miss}}{5 \text{ miss} + 0 \text{ hit}} = \text{حذر من هذا}$$

Solution (cont.)

- 2 (two-way set-associative)

$$\frac{4 \text{ block}}{2 \text{ way}} = 6 \text{ set}$$

Block address	Cache set
0	0 ($= 0 \pmod{2}$)
6	0 ($= 6 \pmod{2}$)
8	0 ($= 8 \pmod{2}$)

Block address translation in a two-way set-associative cache

Address of memory block accessed	Hit or miss	Contents of cache blocks after reference			
		Set 0	Set 0	Set 1	Set 1
0	miss	Memory[0]			
8	miss	Memory[0]	Memory[8]		
0	hit	Memory[0]	Memory[8]		
6	miss	Memory[0]	Memory[6]		
8	miss	Memory[8]	Memory[6]		

Cache contents after each reference - red indicates new entry added

Four misses

$$\frac{4}{5} = 80\% \text{ miss rate}$$

$$\frac{1}{5} = 20\% \text{ hit rate}$$

Solution (cont.)

- 3 (fully associative) \Rightarrow Set

Address of memory block accessed	Hit or miss	Contents of cache blocks after reference			
		Block 0	Block 1	Block 2	Block 3
0	miss	Memory[0]			
8	miss	Memory[0]	Memory[8]		
8	hit	Memory[0]	Memory[8]		
6	x miss	Memory[0]	Memory[8]	Memory[6]	
8	hit	Memory[0]	Memory[8]	Memory[6]	


Handwritten notes: $\frac{3}{5} = \frac{60}{100}$ miss, $\frac{2}{5} = \frac{40}{100}$ hit. Also "4 to 40 hit per" written vertically.

Cache contents after each reference – red indicates new entry added

- 3 misses

Handwritten note: (direct) أصحبتنا


Implementation of a Set-Associative Cache



4-way set-associative cache with 4 comparators and one 4-to-1 multiplexor: size of cache is 1K blocks = 256 sets * 4-block set size

$\frac{1K}{4} = 256 \text{ set}$

Performance with Set-Associative Caches



Miss rates for each of eight cache sizes with increasing associativity: data generated from SPEC92 benchmarks with 32 byte block size for all caches

↑ Asso. ↓ Miss Rate, ↑ performance

↑ size cache, ↓ miss rate & ↓ capacity miss & ↓ conflict miss
 ↑ # of ways & ↓ conflict miss

Decreasing Miss Penalty with Multilevel Caches



Add a second-level cache

- primary cache is on the same chip as the processor (L1) hit time + miss penalty
- use SRAMs to add a second-level cache, sometimes off-chip, between main memory and the first-level cache
- if miss occurs in primary cache second-level cache is accessed
- if data is found in second-level cache miss penalty is access time of second-level cache which is much less than main memory access time
- if miss occurs again at second-level then main memory access is required and large miss penalty is incurred

Design considerations using two levels of caches:

- try and optimize the hit time on the 1st level cache to reduce clock cycle
- try and optimize the miss rate on the 2nd level cache to reduce memory access penalties
- In other words, 2nd level allows 1st level to go for speed without "worrying" about failure...

Example Problem

- Assume a 500 MHz machine with $T = \frac{1}{500 \text{ MHz}} = 2 \text{ ns}$
 - base CPI 1.0 (Ideal PIP. طابق الانوع فالنوع او دمج Hazards)
 - main memory access time 200 ns. $\frac{200 \text{ ns}}{2 \text{ ns}} = 100 \text{ Cycle}$ (Access time miss penalty) (ما دمج)
 - miss rate 5% \Rightarrow hit = 95% (مع تكلف 100 cycle)
- How much faster will the machine be if we add a second-level cache with 20 ns access time that decreases the miss rate to 2%? $\rightarrow 10 \text{ cycle}$ (تساوي 2 ns)

Solution

- Miss penalty to main = $(200 \text{ ns} / (2 \text{ ns} / \text{clock cycle})) = 100 \text{ clock cycles}$
- Effective CPI with one level of cache = Base CPI + Memory-stall cycles per instruction = $1.0 + 5\% \times 100 = 6.0$ (مع سرعة اربع اذ main تجمد 100)

With two levels of cache, miss penalty to second-level cache

= $20 \text{ ns} / (2 \text{ ns} / \text{clock cycle}) = 10 \text{ clock cycles}$

- Effective CPI with two levels of cache

= Base CPI + Primary stalls per instruction

+ Secondary stall per instruction

= $1 + 5\% \times 10 + 2\% \times 100 = 3.5$ (انما تاكلت من طر اربع حد main mem)

- Therefore, machine with secondary cache is faster by a factor of

$6.0 / 3.5 = 1.71$

speed up $\frac{\text{بكر}}{\text{لجر}} = \frac{\text{بكر}}{\text{لجر}}$

Cache Misses

Cache Misses	The Cause	Dependency
<u>Capacity misses</u> (خلل)	Occur due to the finite size of the cache.	<u>Cache size</u> أكبر
<u>Conflict misses</u> (تصادم) عدد زيارات بموقع واحد في الذاكرة مختلفة مواقع الذاكرة في الذاكرة مختلفة مواقع الذاكرة	Occur because the cache had evicted an entry earlier.	<u>Associativity</u> أكثر بخط Full الذاكرة
<u>Compulsory misses</u> (مضطر) عندما يتم الوصول إلى مكان جديد في الذاكرة التي لم تكن موجودة في الذاكرة من قبل	Caused by the first reference to a location in memory.	<u>Block size</u> أكبر
<u>(Cold misses)</u> (مهملة)		

Cache Design Trade-offs

Design change	Effect on miss rate	Negative performance effect
Increase cache size ↑	Decrease capacity ↓ misses	May increase access ↑ time
Increase associativity ↑ ↑ Cost	Decrease conflict misses ↓	May increase access ↑ time
Increase block size ↑	Decrease compulsory ↓ misses	Increases miss ↑ penalty. For very large block size, may increase miss rate due to pollution ↑

↑
استقرت
البيانات (البيانات ليست بالمتغيرة)
في الذاكرة