



# ازظمة معالجات دقيقه

د. اسلام ملکاوي

للطلبة المبدعين  
فلاسطين حمدان

(31) HOLD (32) Hold : two signals support direct memory access interface (external device want to access directly in main memory without going through microprocessor usually any external device want to read or write from memory, so it should take data from microprocessor register ويجربوا مني address bus برج للايكروبيوسيتر يجرب الادانه هنا! ويعمل على اخراج الادانه مني! give me data bus < microprocessor external device في مفرغته تابع انه ان سبأن الميكروبيوسيتر بجراحتي ويعمل على بعدي

External device ask to permission access (direct memory) giving address directly from main memory

HOLD input (J1) GND (bus)

(HOLD) hold strobe (ميكروبيوسيتر) (replay) → H (جرب) L (جرب) (ميكروبيوسيتر) access for memory

28) determine type of communication  
 with memory [ access J1 micro U1 ]  
 or [ communication between U1 and memory ]  
 with I/O [ go connect J1 to I/O ]  
 [ communication I/O ]  
 I  
 L

27) data transmit/receive determine direction of data (transmitted outside the microprocessor or receive it in microprocessor)  
 H → transmitting data من الميكروبيوسيتر  
 output (output) address bus A write by directional bus U1 and L → receive data from micro U1  
 memory U1 micro U1

26) data enable → multiplex line J1 and between address and data → carry direct data information

multiplex line J1 bit كيابي اجزء من الميكروبيوسيتر key can perform two tasks ← give multiplex control signal DEN ALE V16  
 Address latch enable  
 (address latch enable)  
 DEN ALE ALE L → direct data information  
 H → address U1 multiplexer U1 alias status U1 address U1 data U1 carry valid address ← 20 bit.  
 in formation

18) INTR → 28) INTR } 5 control signal  
 17) NMI → 23) test } belong to interrupt interface  
 (suspend operation) give me your attention please

18) External device is request an interrupt from microprocessor → ويرد على الميكروبيوسيتر 24)

17) Nonmaskable (can't be masked by interrupt request), interrupt issue (جرب اجزاء الميكروبيوسيتر)

20) suspend of microprocessor operation and waiting to receive interrupt request

External device suspend give test dev External go input to the system priority U1

21) Reset (micro U1) give restart (جرب اجزاء الميكروبيوسيتر)  
 Initiation J1 to initial priority U1  
 Reset → NMI → TEST → INTR

22) Ready : give 23) C waitinig U1 order to inform microprocessor mean From external device ready to complete operation ← input signal

(1a) Clk : Connect with clk signal (pulses) determine speed of microprocessor  
 other IC use as  $\leftarrow$  Clk جهی ای باعث فریکوئنسی Freq می شوند  
 called clk generator  
 كل ما زالت ال فریکوئنسی Freq تبعثر ال Clk سرعت ال Clk  
 (5MHz) microprocessor

\* ال عناصر المهمة بين ال IC بالاتصال هي كونوا  
 use functionality  $\leftarrow$  2 mode lic active in MAX mode  
~~wireless between~~  $\leftarrow$  in MAX mode  
 invisible pin  $\leftarrow$  functionality written between in bargis ( )  
 Hold min  $\leftarrow$  31 Since Min 0, MAX is Common  
 $(\overline{RD}, \overline{GT}) \leftarrow$  MAX number zero  
 status  $\leftarrow$  MAX 24 - 28 Common  
 Common VLSI  
 write min  $\leftarrow$  29  
 $\leftarrow$  lock MAX

### slide (12)

20 bin support for address bus because the size of main memory 1M

First 8 address / Data  $\leftarrow$  input, output  
 next 8 single address  $\Rightarrow$  output.  
 Final 4 multiplied with status

ALE  $\rightarrow$  enable address bus , carry valid  $\leftarrow$  data ال يعبر على  
 H  $\leftarrow$  address information 20bit  
 L  $\leftarrow$  on not

$\left[ \begin{array}{l} \text{multiplex line} \leftarrow b \leftarrow DEN \text{ ال ينتسب إلى} \\ (\text{Enable data bus}) \text{ between carry valid data information} \end{array} \right]$

SSO  $\rightarrow$  System Status Output

يختار نوع الالات التي بدأ افرازها المعماري

IA/H  $\rightarrow$  determine type of communication (inp/out/Memory)

Code or human data

DT/R  $\rightarrow$  determine direction of data within transimite outside microprocessor or receive inside microprocessor  
 output of input. all is  $\leftarrow$  direction of data bus  
 transimite receive  $\leftarrow$  (bidirectional)

RD,WR: read data or write data

Ready: give start operation of external device with to complete operation or write (busy)  
 information

# CPE 408330

## Assembly Language and Microprocessors

### Chapter 8: THE 8088 AND 8086 MICROPROCESSORS AND THEIR MEMORY AND INPUT/OUTPUT INTERFACES

[Computer Engineering Department,  
Hashemite University, © 2008]

#### Lecture Outline

- ▶ 8.1 The 8088 and 8086 Microprocessors
- ▶ 8.2 Minimum-Mode and Maximum-Mode System
- ▶ 8.3 Minimum-Mode Interface
- ▶ 8.4 Maximum-Mode Interface
- ▶ 8.5 Electrical Characteristics
- ▶ 8.6 System Clock
- ▶ 8.7 Bus Cycle and Time States
- ▶ 8.8 Hardware Organization of the Memory Address Space

# Lecture Outline

- ▶ 8.9 Memory Bus Status Codes
- ▶ 8.10 Memory Control Signals
- ▶ 8.11 Read and Write Bus Cycles
- ▶ 8.12 Memory Interface Circuits
- ▶ 8.13 Programmable Logic Arrays
- ▶ 8.14 Types of Input/Output
- ▶ 8.15 An Isolated Input/Output Interface
- ▶ 8.16 Input/Output Data Transfer
- ▶ 8.17 Input/Output Instructions
- ▶ 8.18 Input/Output Bus Cycles

## *8.1 The 8088 and 8086 Microprocessors*

- The 8086, announced in 1978, was the first 16-bit microprocessor introduced by Intel Corporation.
- 8086 and 8088 are internally 16-bit MPU. However, externally the 8086 has a 16-bit data bus and the 8088 has an 8-bit data bus.

## *8.1 The 8088 and 8086 Microprocessors*


- 8086 and 8088 both have the ability to address up to 1 Mbyte of memory and 64K of input/output port.
- The 8088 and 8086 are both manufactured using *high-performance metal-oxide semiconductor (HMOS) technology*.
- The 8088 and 8086 are housed in a 40-pin dual inline package and many pins have multiple functions.

## *8.1 The 8088 and 8086 Microprocessors*

- CMOS, Complementary Metal-Oxide-Semiconductor, is a major class of integrated circuits used in chips such as microprocessors, microcontrollers, static RAM, digital logic circuits, and analog circuits such as image sensors.
- Two important characteristics of CMOS devices are high noise immunity and low static power supply drain. Significant power is only drawn when its transistors are switching between on and off states; consequently, CMOS devices do not produce as much heat as other forms of logic such as TTL. CMOS also allows a high density of logic functions on a chip.

minimum my System Contain One single microprocessor  
Maximum my System Contain Multiple several microprocessors (sharing global  
and each microprocessor have local resource (Registers),  
cache, data bus, main memory

## 8.1 The 8088 and 8086 Microprocessors



- Pin functions
  - Most pins are independent and serve a single function
  - Examples:
    - CLK—clock
    - INTR—interrupt request
    - READY—bus ready
  - Some multi-functions pins—  
due to bank different times/different mode
  - Examples:
    - AD0-AD15—multiplexed address/data lines at different times
    - A16/S3—multiplexed address and status line at different times
    - IO/M\* or S2\* Control line in one mode or bus

HU, Jordan

7

## *8.2 Minimum-Mode and Maximum-Mode Systems*

- ☒ The 8086 and 8088 microprocessors can be configured to work in either of two modes:
    - ☒ The minimum mode -  $MN/MX' = 1$  my system small consti<sup>ute</sup> only on microprocess
    - ☒ The maximum mode -  $MN/MX' = 0$  my system large consti<sup>ute</sup> multiple microprocess
  - ☒ The mode selection feature lets the 8088 or 8086 better meet the needs of a wide variety of system requirement.
  - ☐ Minimum mode 8088/8086 systems are typically smaller and contain a single processor.
  - ☐ Depending on the mode of operation selected, the assignment for a number of the pins on the microprocessor package are changed.

## 8.2 Minimum-Mode and Maximum-Mode Systems

Common signals		
Name	Function	Type
AD7-AD0	Address/data bus	Bidirectional, 3-state
A15-A8	Address bus	Output, 3-state
A19/S6-A16/S3	Address/status	Output, 3-state
MN/MX	Minimum/maximum Mode control	Input
RD	Read control	Output, 3-state
TEST	Wait on test control	Input
READY	Wait state control	Input
RESET	System reset	Input
NMI	Nonmaskable Interrupt request	Input
INTR	Interrupt request	Input
CLK	System clock	Input
V <sub>cc</sub>	+5 V	
GND	Ground	

- 8088 signals/pins categorized as
  - Common—same function both modes  
Examples: Pin 9 (AD<sub>7</sub>)– pin 16 (AD<sub>0</sub>)
  - Minimum Mode—special minimum mode operations  
Examples: pins 26–28 are DEN\*, DT/R\*, and IO/M\*
  - Maximum Mode—special maximum mode operations  
Example: pins 26–28 are S<sub>0</sub>\*, S<sub>1</sub>\*, and S<sub>2</sub>\*

(a)  
- Signals common to both minimum and maximum mode

HU, Jordan

9

## 8.2 Minimum-Mode and Maximum-Mode Systems

Minimum mode signals (MN/MX = V <sub>cc</sub> )		
Name	Function	Type
HOLD	Hold request	Input
HLDA	Hold acknowledge	Output
WR	Write control	Output, 3-state
IO/M	IO/memory control	Output, 3-state
DT/R	Data transmit/receive	Output, 3-state
DEN	Data enable	Output, 3-state
SSO	Status line	Output, 3-state
ALE	Address latch enable	Output
INTA	Interrupt acknowledge	Output

(b)

Maximum mode signals (MN/MX = GND)		
Name	Function	Type
RQ/GT1, 0	Request/grant bus access control	Bidirectional
LOCK	Bus priority lock control	Output, 3-state
S2-S0	Bus cycle status	Output, 3-state
QS1, QSO	Instruction queue status	Output

(c) Unique maximum-mode signals

(b) Unique minimum-mode signals

HU, Jordan

10

## 8.2 Minimum-Mode and Maximum-Mode Systems

### EXAMPLE

Which pins provide different signal functions in the minimum-mode 8088 and minimum-mode 8086?

### Solution:

- (a) Pins 2 through 8 on the 8088 are address lines A<sub>14</sub> through A<sub>8</sub>, but on the 8086 they are address/data lines AD<sub>14</sub> through AD<sub>8</sub>.
- (b) Pin 28 on the 8088 is IO/M' output and on the 8086 it is the M/IO' output.
- (c) Pin 34 of the 8088 is the SSO' output, and on the 8086 this pin supplies the BHE'/S<sub>7</sub>.


(1) # of multiplex line between address and data  
 8086 16  
 8088 11

(2) Control Bank high enable in 8086 in order to enable high part. in data bus  
 and high bank in memory,  
 2 aslo 8086 HU.Jordan  
 width low      SSO      b702311


(3) Control Signal      Memory / I/O      8086  
 memory / I/O      8088

## 8.3 Minimum-Mode Interface

Block diagram



## 8.3 Minimum-Mode Interface-Differences



## 8.3 Minimum-Mode Interface

- The minimum-mode signals can be divided into the following basic groups:
  - ① Address/Data bus
  - ② Status signals
  - ③ Control signals
  - ④ Interrupt signals
  - ⑤ DMA interface signals

## 8.3 Minimum-Mode

### □ Address/Data bus

- The address bus is used to carry address information to the memory and I/O ports.
- The address bus is <sup>in 8086 - 8088</sup> 20-bit long and consists of signal lines  $A_0$  through  $A_{19}$ .
- A 20-bit address gives the 8088 a 1 MByte memory address space.
- Only address line  $A_0$  through  $A_{15}$  are used when addressing I/O. This give an I/O address space of 64 Kbytes.  $\frac{\log 64K}{\log 2} = \frac{16}{4} = 4$
- The 8088 has 8 multiplexed address/data bus lines ( $A_0$ ~ $A_7$ ) while 8086 has 16 multiplexed address/data bus lines ( $A_0$ ~ $A_{15}$ ).

main memory  
20 بت

I/O 1/0  
اداره  
اعلى

88

multiplex  $\leftarrow$  16 bits  
with data  
status  $\leftarrow$  4 bits

HU, Jordan

15

## 8.3 Minimum-Mode Interface

### □ Status signals

S6 S5 S4 S3

- The four most significant address,  $A_{19}$  through  $A_{16}$  are multiplexed with status signal  $S_6$  through  $S_3$ .
- Bits  $S_4$  and  $S_3$  together form a 2-bit binary code that identifies which of the internal segment registers was used to generate the physical address.  $S_5$  is the logic level of the internal interrupt flag.  $S_6$  is always at the 0 logic level.  $S_7$  is the logic level of the external interrupt enable from the device.

جذب  
was logical  
جذب  
logical  
physical

segment base address  
offset  
logical  
size 16  
shift base + offset  
= physical

		Address Status	
$S_4$	$S_3$	Device	Extra
① 0	0	Alternate (relative to the ES segment)	Stack
② 0	1	Stack (relative to the SS segment)	Code
③ 1	0	Code/None (relative to the CS segment or a default of zero)	Data
④ 1	1	Data (relative to the DS segment)	

Plage and over  
Plage  
register  
one bit  
0 → request(s)  
external J1 00  
(ignor log 2)

↳ indicate which segment register I use  
to generate physical address

HU, Jordan

16

## 8.3 Minimum-Mode Interface

### □ Control signals

E.g. Sup. drives  
Interface V1

- The control signals are provided to support the memory and I/O interfaces of the 8088 and 8086.

- ✓ ALE - Address Latch Enable
  - IO/M' - IO/Memory (8088)
  - M/IO' - Memory/IO (8086)
  - DT/R' - Data Transmit/Receive (8088/8086)
  - SSO' - System Status Output (8088) <sup>just</sup>
  - BHE' - Bank High Enable (8086) <sup>just</sup>
  - RD' - Read (8088/8086)
  - WR' - Write (8088/8086) <sup>just</sup>
  - ✓ DEN' - Data Enable (8088/8086) <sup>just</sup> <sub>data bus</sub>
  - READY - Ready (8088/8086)
    - input: [Complete byse]

memory interface L  
memory interface H

HU, Jordan

17

## 8.3 Minimum-Mode Interface

### □ Interrupt signals

- The interrupt signals can be used by an external device to signal that it needs to be serviced.

- INTR' - Interrupt Request
- INTA' - Interrupt Acknowledge
- TEST' - Test (can be used to synchronize MPU)
- NMI - Nonmaskable Interrupt
- RESET - Reset (hardware reset of the MPU)

## 8.3 Minimum-Mode Interface


### □ DMA interface signals

- When an external device wants to take control of the system bus, it signals this fact to the MPU by switching HOLD to the 1 logic level.

→ □ When in the hold state, signal lines AD<sub>0</sub> through AD<sub>7</sub>, A<sub>8</sub> through A<sub>15</sub>, A<sub>16</sub>/S<sub>3</sub> through A<sub>19</sub>/S<sub>6</sub>, SSO', IO/M', DT/R', RD', WR', DEN', and INTR are all put into high-Z state.)

- The 8088 signals external devices that the signal lines are in the high-Z state by switching its HLDA output to the 1 logic level.

□ = HLDA قیمتی، نمایشی



## 8.4 Maximum-Mode Interface

multiple microprocessor

- The maximum-mode configuration is mainly used for implementing a multiprocessor/coprocessor system environment.

- Global resources and local resources
- In the maximum-mode, facilities are provided for implementing allocation of global resources and passing bus control to other microprocessors sharing the system bus.

local محلي غير فقط one microprocessor USI


## 8.4 Maximum-Mode Interface

### □ 8288 bus controller:

- Maximum-mode configuration
  - MN/MX\* pin = 0 → GND
  - Most memory, IO, and interrupt interface outputs produced by an external 8288 bus controller

microprocessor not generated control signal by itself, it will generate status signal (code) use in controller will be input, base in the value of it one or two command will be generated by 3 control processor


- in minimum the microprocessor generate all control signals



## 8.4 Maximum-Mode Interface

### □ 8288 bus controller:

- Differences from 8088 Maximum mode interface
  - 16-bit multiplexed data bus
  - BHE\* output



8086 maximum-mode block diagram

## 8.4 Maximum-Mode Interface

- 8288 bus controller
  - In the maximum-mode, 8088/8086 outputs a status code on three signal line,  $S_0$ ,  $S_1$ ,  $S_2$ , prior to the initialization of each bus cycle.
  - The 3-bit bus status code identifies which type of bus cycle is to follow and are input to the external bus controller device, 8288.
  - The 8288 produces one or two command signals for each bus cycle.

HU, Jordan

23

## 8.4 Maximum-Mode Interface

- 8288 bus controller:

Status Inputs			CPU Cycle	8288 Command
$\overline{S_2}$	$\overline{S_1}$	$\overline{S_0}$		
0	0	0	Interrupt Acknowledge	INTA
0	0	1	Read I/O Port	IORC
0	1	0	Write I/O Port	IOWC, AIOWC
0	1	1	Halt	None
1	0	0	Instruction Fetch	MRDC
1	0	1	Read Memory	MRDC
1	1	0	Write Memory	MWTC, AMWC
1	1	1	Passive	None

Bus status code

## 8.4 Maximum-Mode Interface

- 8288 bus controller connection

- Inputs are codes from the 3-bit bus status lines  $S_2^*S_1^*S_0^*$  = bus status code
- Outputs produced by 8288 instead of 8088

- Based on bus status code  $\rightarrow$  active 0

MRDC\* = Memory read command

MWTC\* = Memory write command

AMWC\* = Advanced memory write command

IORC\* = I/O read command

IOWC\* = I/O write command

AIOWC\* = advanced I/O write command


- Produced for all bus cycles

ALE = Address latch enable

DT/R\* = Data transmit/receive

DEN = Data enable (complement) Active High

INTA\* = Interrupt acknowledge



Block diagram of 8288

HU, Jordan

25

## 8.4 Maximum-Mode Interface

- Lock signal

- The lock signal (LOCK') is meant to be output (logic 0) whenever the processor wants to lock out the other processor from using the bus.

- Local bus control signals

- The request/grant signals ( $RQ'^*$ / $GT'^*$ ,  $\overset{we}{accessory}$ ) provide a prioritized bus access mechanism for accessing the local bus.

HU, Jordan

26

## 8.4 Maximum-Mode Interface

- Queue status signals

- The 2-bit queue status code QS<sub>0</sub> and QS<sub>1</sub> tells the external circuitry what type of information was removed from the queue during the previous clock cycle.

Know the status of queue

QS1	QS0	Queue Status
0 (low)	0	No Operation. During the last clock cycle, nothing was taken from the queue. <i>no P, i.e., microprocessor, not do H<sub>0</sub></i>
0	1	First Byte. The byte taken from the queue was the first byte of the instruction.
1 (high)	0	Queue Empty. The queue has been reinitialized as a result of the execution of a transfer instruction.
1	1	Subsequent Byte. The byte taken from the queue was a subsequent byte of the instruction.

Queue status code

## 8.4 Maximum-Mode Interface

- EXAMPLE

If the bus status code S'₂S'₁S'₀ equals 101, what type of bus activity is taking place? Which command output is produced by the 8288?

- Solution:

Looking at the bus status table, we see that bus status code 101 identifies a read memory bus cycle and causes the MRDC' output of the bus controller to switch to logic 0.

## 8.5 Electrical Characteristics

- Power is applied between pin 40 (V<sub>cc</sub>) and pins 1 (GND) and 20 (GND) (pin 1 and 20 are connected together).
- The nominal value of V<sub>cc</sub> is specified as +5V dc with a tolerance of  $\pm 10\%$  ( $4.5V \sim 5.5V$  will work correctly) أختراً أو أقل ماح يتحقق منح
- Both 8088 and 8086 draw a maximum of 340mA from the supply.  $I_{OL} = 1.0mA$   
 $(-0.5 - 0.8)$

(2 H - 5.5) ←

Symbol	Meaning	Minimum	Maximum	Test condition
<u>V<sub>IL</sub></u>	<u>Input low voltage</u>	<u>-0.5 V</u>	<u>+0.8 V</u>	
<u>V<sub>IH</sub></u>	<u>Input high voltage</u>	<u>+2.0 V</u>	<u>V<sub>cc</sub> + 0.5 V</u>	
<u>V<sub>OL</sub></u>	<u>Output low voltage</u>	<u>0.5 V</u>	<u>+0.45 V</u>	$I_{OL} = 2.0mA$
<u>V<sub>OH</sub></u>	<u>Output high voltage</u>	<u>+2.4 V</u>	<u>+2.8 V</u>	$I_{OH} = -400 \mu A$

29

1V → high-Z

high Z &amp; low UI (Z)


## 8.6 System Clock

clock signal 

- The time base for synchronization of the internal and external operations of the microprocessor in a microcomputer system is provided by the clock (CLK) input signal.
- 8088 is available in two speeds. The standard 8088 operates at 5 MHz and the 8088-2 operates at 8 MHz. Freq. of microprocessor clk signal
- The 8086 is manufactured in three speeds: 5-MHz, 8-MHz, 10-MHz, and the 8086-1.
- The CLK is externally generated by the 8284 modul clock generator and driver IC.


## 8.6 System Clock

### Block diagram of the 8284 clock generator



## 8.6 System Clock


### Connecting the 8284 to the 8088



$$\frac{15}{3} \quad \frac{24}{3}$$

## 8.6 System Clock

- CLK waveform
  - The signal is specified at Metal Oxide Semiconductor (MOS)-compatible voltage level (rather than TTL)
  - The period of the 5-MHz 8088 can range from 200 ns to 500 ns, and the maximum rise and fall times of its edges equal 10 ns.




HU, Jordan

33

## 8.6 System Clock

- PCLK and OSC signals
  - The peripheral clock (PCLK) and oscillator clock (OSC) signals are provided to drive peripheral ICs.
  - The clock output at PCLK is half the frequency of CLK. The OSC output is at the crystal frequency which is three times of CLK.



HU, Jordan

34

## 8.6 System Clock

### EXAMPLE

Standard 5 32.45 MHz  
Version 1 8 // 8 MHz  
Version 1 10 // 10 MHz

If the CLK input of an 8086 MPU is to be driven by a 9-MHz signal, what speed version of the 8086 must be used and what frequency crystal must be attached to the 8284

### Solution:

The 8086-1 is the version of the 8086 that can be run at 9-MHz. To create the 9-MHz clock, a 27-MHz crystal must be used on the 8284.

measures of time

## 8.7 Bus Cycle and Time States

time need to perform basic operation

minimum time needed to complete basic operation

microprocessor communicates with external devices

- A bus cycle defines the basic operation that a microprocessor performs to communicate with external devices.

- Examples of bus cycles are the memory read, memory write, input/output read, and input/output write. [basic operation]
- The bus cycle of the 8088 and 8086 microprocessors consists of at least four clock periods. [low and high]
- If no bus cycles are required, the microprocessor performs what are known as idle states.

- When READY is held at the 0 level, wait states are inserted between states T<sub>3</sub> and T<sub>4</sub> of the bus cycle.
  - For write cycle, at T<sub>1</sub> the address is prepared, data is ready at T<sub>2</sub> and maintained during T<sub>3</sub> and T<sub>4</sub>. [data over data bus]
  - For read cycle, at T<sub>1</sub> the address is prepared, at T<sub>2</sub> the bus is at Z state, and the data is ready at T<sub>3</sub> and maintained at T<sub>4</sub>. [data over data bus]

bus cycle  
need  
4 clock  
periods

1st clock

2nd clock

3rd clock

4th clock

main


clock

one

clock

## *8.7 Bus Cycle and Time States*

- Multiplexed address/data transfer operation
    - Address output during T1
    - Bus lines in high-Z state in T2
    - Data transfer takes place during states T3 and T4



HU, Jordan

37


## *8.7 Bus Cycle and Time States*

- ②. Bus cycle with idle    not access (not during any operation)

  - If no bus activity is necessary, microprocessor inserts idle states between bus cycles  
like L has full instruction queue
  - Identified as T1
  - May be due to the fact that the instruction queue is already full so no instructions need to be fetched  
or doing processor's access to memory

③. Bus cycle with wait states

  - If the memory or I/O device is not able to respond in the duration of a bus cycle (500ns @8MHz) (slow I/O and memory), it must make READY\_0 during T3 to extend the bus cycle  
wait : Insert more clock period more than one period
  - Wait states ( $T_W$ ) are inserted to extend the bus cycle until READY returns to 1



### Bus cycle with idle state, and wait state

اداً ينجز

## 8.7 Bus Cycle and Time States

### EXAMPLE


What is the duration of the bus cycle in the 8088-based microcomputer if the clock is 8 MHz and the two wait states are inserted.

Solution:  $4 \text{ min} + 2 \text{ wait} = 6$ , duration of one clock period  $= \frac{1}{P} = \frac{1}{8 \text{ MHz}} = 125 \text{ ns}$

$$t_{\text{cyc}} = 500 \text{ ns} + N \times 125 \text{ ns}$$

In this expression the N stands for the number of waits states. For a bus cycle with two wait states, we get


$$t_{\text{cyc}} = 500 \text{ ns} + 2 \times 125 \text{ ns} = 500 \text{ ns} + 250 \text{ ns}$$
$$= \underline{\underline{750 \text{ ns}}}$$



HU, Jordan

39

## 8.8 Hardware Organization of the Memory Address Space



- 8088 memory hardware is organized as a single byte-wide memory bank
- Size—1M X 8 bits
- Physical address range—0H-FFFFFH
- Address/data bus de-multiplexed in external hardware
- Input: 20-bit address bus—A<sub>19</sub> through A<sub>0</sub>
- Input/output: 8-bit data bus—D<sub>7</sub> Through D<sub>0</sub>

Size main memory  
1M  
Required in one  
bank, each locat  
Store 8 bit  
1M


Memory size = 2 <sup>number of address lines</sup>  
→ 1M = 2<sup>20</sup> (needs 20 address line)

If I want to access any location I use 20 bit because # of location 1M

HU, Jordan


40

## 8.8 Hardware Organization of the Memory Address Space



- 8086 memory hardware is organized as a two bytewide memory bank
- Bank size—512K X 8 bits
- Low-bank holds even addressed bytes—OH through FFFFH
- High-bank holds odd addressed bytes—1H through FFFFH
- Address/data bus demultiplexed in external hardware
- Input:
  - 20-bit address bus—A<sub>19</sub> through A<sub>0</sub>, and BHE\*
  - A<sub>1</sub>-A<sub>19</sub> = selects storage location
  - A<sub>0</sub>=0 enables low bank /1=inactive
  - A<sub>0</sub>=1 enables high bank
- Input/Output:
  - 16-bit data bus—D<sub>15</sub> Through D<sub>0</sub>
  - D<sub>7</sub>-D<sub>0</sub> → even addressed byte accesses
  - D<sub>15</sub>-D<sub>8</sub> → odd addressed byte

## 8.8 Hardware Organization of the Memory Address Space



Byte transfer by the 8088

time needed to finish operation


- Byte access bus cycle
    - MPU applies address of storage location to be accessed over address lines A<sub>19</sub>-A<sub>0</sub>
    - A<sub>19</sub>—most significant bit
    - A<sub>0</sub>—least significant bit
    - Byte of data written into or read from address X transferred over data lines D<sub>0</sub> through D<sub>7</sub>
    - D<sub>7</sub>—most significant bit
    - D<sub>0</sub>—least significant bit
    - Byte access takes a minimum of one bus cycle of duration
- @5MHz—800ns  $\frac{1}{5 \times 10^6} \times 4 \text{ clock period} = 800 \text{ ns}$
- @8MHz—500ns  $\frac{1}{8 \times 10^6} \times 4 = 500 \text{ ns}$  (read or write)
- How many bus cycles I need to access one byte of data from the memory of microprocessor 8088? I need only one bus cycle 1 bus cycle (4 clock period)

## 8.8 Hardware Organization of the Memory Address Space

1 word = 2 byte with different address, address byte  $\neq$  different from address byte<sub>1</sub> because in 8088 in the same bank

2 byte  $\rightarrow$  2 different address

locations  
different address



- Word access bus cycles 2 byte
  - MPU must access two consecutive storage locations in memory—X and X+1
  - Requires two bus cycles
  - Address X accessed during cycle 1
  - Address X+1 accessed during cycle 2
  - Word access duration is a minimum of two bus cycle
    - @5MHz— $2 \times 800\text{ns} = 1600\text{ns}$
    - @8MHz— $2 \times 500\text{ns} = 1000\text{ns}$

$$\frac{2}{5\text{MHz}} \times 8 = 1600\text{ns}$$

$$\frac{2}{8\text{MHz}} \times 4 = 1000\text{ns}$$

HU, Jordan

43

## 8.8 Hardware Organization of the Memory Address Space


- Low bank byte access bus cycle
  - MPU applies even address X to both banks over address lines A<sub>19</sub>-A<sub>0</sub>
  - MPU enables just the low bank  $BHE^*A_0 = 10 \rightarrow$  enables low bank
  - Byte of data written into or read from address X transferred over data lines  $D_0$  through  $D_7$
- High bank access bus cycle differences
  - Odd address X+1 applied to both banks
  - High bank enabled  $BHE^*A_0 = 01 \rightarrow$  enable high bank
  - Byte-wide data transfer takes place over data line  $D_8$  through  $D_{15}$
- Word access bus cycle differences
  - Even word address X applied to both banks
  - MPU enables both banks  $BHE^*A_0 = 00 \rightarrow$  enable low and high bank
  - Word-wide data transfer takes place over  $D_0$  through  $D_{15}$
  - All accesses takes a minimum of one bus cycle of duration
    - @5MHz—800ns
    - @8MHz—500ns

HU, Jordan


44

## 8.8 Hardware Organization of the Memory Address Space

(A) I want to access one byte from low bank of microprocessor 8086  
→ One bus cycle



T<sub>3</sub>, T<sub>4</sub> prepare train in low bank  
T<sub>1</sub> enable




(B) I want to access one byte of data from high bank of memory in microproc. 8086  
⇒ One bus cycle

T<sub>1</sub> disable

aligned  
(X, X+1)  
even address  
first byte at  
even address  
and second  
part at odd  
address

(C) I want to access one word of data from memory in 8086  
(aligned)  
same address  
→ One bus cycle




(a) Even address byte (b) Odd address byte transfer by the 8086  
(c) Even address word transfer

HU, Jordan

45

8086 → 8088  
in 8088 → odd & even cycles  
JSLV misaligned aligned  
2 bus cycles → access word

## 8.8 Hardware Organization of the Memory Address Space



Odd address word transfer by the 8086

### Misaligned-word access bus cycles

- Word starting at address X+1 is misaligned mis address (different)
- Requires two bus cycles
  - Access byte at address X+1 during cycle 1  
 $A_{19}-A_0 = X+1$   
 $BHE \cdot A_0 = 01 \rightarrow$  enables high bank  
 $D_{15}-D_8 \rightarrow$  carries data
  - Access byte at address X+2 during cycle 2  
 $A_{19}-A_0 = X+2$   
 $BHE \cdot A_0 = 10 \rightarrow$  enables low bank  
 $D_7-D_0 \rightarrow$  carries data
- Word access duration is a minimum of two bus cycle
  - @5MHz—2 X 800ns = 1600ns with 8088
  - @8MHz—2 X 500ns = 1000ns (misaligned)
- Impact on performance—software should minimize accessing

odd address  
first byte in  
odd address  
and second  
part at  
even address

I need 2 bus  
cycles in this  
case and

similar  
performance

HU, Jordan

46

## 8.8 Hardware Organization of the Memory Address Space

### ► EXAMPLE

Is the word at memory address  $0123\boxed{1}_{16}$  of an 8086-based microcomputer aligned or misaligned? How many cycle are required to read it from memory?

### ► Solution:

The first byte of the word is the second byte at the aligned-word address  $01230_{16}$ . Therefore, the word is misaligned and required two bus cycles to be read from memory.

odd number  
= odd address

## 8.9 Address Bus Status Codes

\* If I want to expand the size of memory  
 $1H$  — larger like  $4H$


- Whenever a memory bus cycle is in progress, an address bus status code  $S_4S_3$  is output by the processor.
- $S_4S_3$  identifies which one of the four segment register is used to generate the physical address in the current bus cycle:
  - $S_4S_3 = 00$  identifies the extra segment register (ES)
  - $S_4S_3 = 01$  identifies the stack segment register (SS)
  - $S_4S_3 = 10$  identifies the code segment register (CS)
  - $S_4S_3 = 11$  identifies the data segment register (DS)
- Since each combination of  $S_4S_3$  leads to select different memory segment, the memory address reach of the microprocessor can thus be expanded to 4 Mbytes.

2<sup>8</sup> address  
bus  
(Hardware)  
wire

2<sup>22</sup> address  
line  
 $2^{22} = 4M$

## 8.10 Memory Control Signals

- Minimum-mode memory control signals



HU, Jordan

49

## 8.10 Memory Control Signals

- Minimum-mode memory control signals

- ALE – Address Latch Enable – used to latch the address in external memory (valid address on the bus).
- IO/M' – Input-Output/Memory – signal external circuitry whether a memory or I/O bus cycle is in progress.
- DT/R' – Data Transmit/Receive – signal external circuitry whether the 8088 is transmitting or receiving data over the bus.
- RD' – Read – identifies that a read bus cycle is in progress.
- WR' – Write – identifies that a write bus cycle is in progress.
- DEN' – Data Enable – used to enable the data bus.
- SSO' – Status Line – identifies whether a code or data access is in progress.

## 8.10 Memory Control Signals

- The control signals for the 8086's minimum mode memory interface differs in three ways:
  - IO/M signal is replaced by M/IO signal.
  - The signal SSO is removed from the interface.
  - BHE (bank high enable) is added to the interface and is used to select input for the high bank of memory in the 8086's memory subsystem.

HU, Jordan

51

## 8.10 Memory Control Signals

- Maximum-mode memory control signals
  - MRDC - Memory Read Command
  - MWTC - Memory Write Command
  - AMWC - Advanced Memory Write Command

not general Control signal  
general status code  
 $S_0, S_1, S_2$

Status Inputs			CPU Cycle	8288 Command
$\bar{S}_2$	$\bar{S}_1$	$\bar{S}_0$		
0	0	0	Interrupt acknowledge	INTA
0	0	1	Read I/O port	IORC
0	1	0	Write I/O port	IOWC; AIOWC
0	1	1	Halt	None
1	0	0	Instruction fetch	MRDC
	0	1	Read memory	MRDC } For Read
	1	0	Write memory	MWTC, AMWC } For write
1	1	1	Passive	None


3 command belong to memory

HU, Jordan

52

## 8.11 Read and Write Bus Cycle

when I should activate signal



- Read bus cycle timing diagram—shows relationship between signals relative to times states

- T1 state—read cycle begins

- Address output on A<sub>0</sub>-A<sub>19</sub>

- Pulse produced at ALE—address should be latched in external circuitry on trailing edge of ALE

- IO/M\* set to 0 → memory bus cycle

- DT/R\* set to 0 → set external data bus control circuitry for receive mode (read)

- T2 state

- Status code output on S<sub>3</sub>-S<sub>6</sub>

- AD<sub>0</sub> through AD<sub>7</sub> tri-stated in preparation for data bus operation

- RD\* set to 0 → read cycle

- DEN\* set to 0 → enable external data bus control circuitry

- T3 state

- Data on D<sub>0</sub>-D<sub>7</sub> read by the MPU

- T4 state—read cycle finishes

- RD\* returns to 1 → inactive level

- Complete address/data bus tristate

- IO/M\* returned to 1 → IO bus cycle


- DEN\* returned to 1 → inactive level

- DT/R\* returns to 1 → transmit level

HU, Jordan

53

## 8.11 Read and Write Bus Cycle



- Differences of 8086 read bus cycle

- BHE\* is output along with the address in T1


- Data read by the MPU can be carried over all 16 data bus lines

- M/IO\*—which replaces IO/M\*—switches to 1 instead of 0 at the beginning of T1

- SSO\* signals is not produce

Joint usage in T1  
Minimum-mode memory read bus cycle of the 8086

## *8.11 Read and Write Bus Cycle*




الخطوة الأولى في التحكم بالبيانات هي تحويل المدخلات إلى إشارات رقمية.

HU, Jordan

55

## *8.11 Read and Write Bus Cycle*



## Minimum-mode memory write bus cycle of the 8088

- Write bus cycle timing diagram—shows relationship between signals relative to times states
  - T1 state—write cycle begins
    - Address output on A<sub>0</sub>-A<sub>19</sub>
    - Pulse produced at ALE and address latched in external circuitry on trailing edge of ALE
    - IO/M\* set to 0 → memory bus cycle
    - DT/R\* remains at 1 → external data bus control circuitry for transmit mode (write)
  - T2 state
    - Status code output on S<sub>3</sub>-S<sub>6</sub>
    - AD<sub>0</sub> through AD<sub>7</sub> transitioned to data bus and write data placed on bus
    - DEN\* set to 0 → enable external data bus control circuitry
    - WR\* set to 0 → write cycle
  - T3 or T4 state
    - Data on D<sub>0</sub>-D<sub>7</sub> written into memory (memory decides when!)
  - T4 state—write cycle finishes
    - WR\* returns to 1 → inactive level
    - Complete address/data bus tri-stated
    - IO/M\* returned to 1 → IO bus cycle
    - DEN\* returned to 1 → inactive level

One difference between  $T_1$ , Recive (write, read)


② Prepare data, enable database in T2.

initize BN while operation  
with-z

HU, Jordan

56

## 8.11 Read and Write Bus Cycle



Maximum-mode memory write bus cycle of the 8088


- Similar to 8088/8086 minimum-mode write bus cycle
- Address and data transfer operation identical
- Transfer may be a high-byte, low-byte, word
- Differences is the 8288 produces the bus control signals—ALE, DEN, AMWC\*, and MWTC\*
- Bus status code S<sub>2</sub>\*-S<sub>0</sub>\* output prior to T1 and held through T2
  - AMWC\* and MWTC\* replace WR\* (Note timing difference)
  - DEN = 1 produced instead of DEN\* = 0 (change in external circuitry!)

HU, Jordan

57

## مذكرة 8.13 و 8.12

### 8.12 Memory Interface Circuit



Memory interface block diagram


HU, Jordan

58


## 8.13 Programmable Logic Arrays

- Expanding PLA capacity

Expanding output word length



Expanding input word length



HU, Jordan

81

## 8.14 Types of Input/Output

- ① □ Isolated input/output

Interface with input out operation

\* use two instruction in/out.  
to read data from I/O space  
bit by bit to write data to the I/O space  
little performance and higher space speed (fast)

- When using isolated I/O in a microcomputer system, the I/O device are treated separate from memory.

access need only 16 bit address  
 $\log 64K$

\* access to space much faster than accessing main memory of microprocessor

- The memory address space contains 1 M consecutive byte address in the range 00000H through FFFFFH; and that the I/O address space contains 64K consecutive byte addresses in the range 0000H through FFFFH.

\* disadvantage: I should use accumulator in order to transfer data between micro and I/O space

- All input and output data transfers must take place between the AL or AX register and I/O port.

advantage: ① I have extra space of 64K location addition 1M memory

② we special instruction different the function access main memory MOV, ADD, SUB

IP I use the Extra space for input/output we called Isolated

peripheral  
Isolated space rather than memory

if the data byte if the data word


64K  
② space for Isolated than space for memory mapped (I/O).

perip...

82

## 8.14 Types of Input/Output

### □ Isolated input/output




HU, Jordan

83

## 8.14 Types of Input/Output

### □ Isolated input/output

- Input/output data organization
  - Supports byte and word I/O ports
    - 64K independent byte-wide I/O ports
    - 32K independent aligned word-wide I/O ports
  - Word ports may also be misaligned
- Examples:
  - Byte ports 0,1,2 → addresses 0000H, 0001H, and 0002H
  - Word ports 0,1,2 → addresses 0000H, 0002H, 0004H
- Advantages of isolated I/O
  - Complete memory address space available for use by memory
  - I/O instructions tailored to maximize performance
- Disadvantage of Isolated I/O
  - All inputs/outputs must take place between an I/O port and accumulator register (A)



Isolated I/O ports

location == Port

Connect size

with input-output device


HU, Jordan

84

## 8.14 Types of Input/Output

### □ Isolated input/output

نحوه علی




Isolated I/O ports  
One bank, access of one byte → one bus cycle  
" " word → 2 " " 8088

Page 0      Ports

HU.Jordan

85

- Input/output data organization
- All I/O accesses take either one or two bus cycles
  - Byte input/output = 1 bus cycle
  - Aligned word input/output = 1 bus cycle—on 8086
  - Misaligned word input/output = 2 bus cycles
- Page 0
  - First 256 byte addresses → 0000H – 00FFH
  - Can be accessed with direct or variable I/O instructions
  - Ports F8H through FFH reserved



## 8.14 Types of Input/Output

### ② □ Memory-mapped input/output

use part of space from memory

in order to access I need 20 bit address

- In the case of memory-mapped I/O, MPU looks at the I/O port as though it is a storage location in memory.

adv: ① no instruction to use accumulator can insert any register to transfer data between microprogram and memory mapped

- Some of the memory address space is dedicated to I/O ports.

② have wide range of instruction can be used for memory mapped

- Instructions that affect data in memory are used instead of the special I/O instructions.

- The memory instructions tend to execute slower than those specifically designed for isolated I/O.

dis: ① less space for memory mapped just 1K location not exploit extra space

extra 31 address bits


② memory instruction they have less performance than special inst.

86

HU.Jordan

## 8.14 Types of Input/Output

### □ Memory-mapped input/output



- Example:
  - $E0000H-E0FFFH \rightarrow 4096$  memory addresses assigned to I/O ports
  - $E0000H$ ,  $E0001H$ , and  $E0002H$  correspond to byte-wide ports 0, 1, and 2
  - $E0000H$  and  $E0001H$  correspond to word-wide port 0 at address  $E0000H$
- Advantages of memory mapped I/O
  - Instructions that affect data in memory (MOV, ADD, AND, etc.) can be used to perform I/O operations
  - I/O transfers can take place between memory and I/O port and any of the registers
- Disadvantage of memory mapped I/O
  - Memory instructions perform slower
  - Part of the memory address space cannot be used to implement memory

HU, Jordan

87

## 8.15 Isolated Input/Output Interface

### □ I/O devices:

- Keyboard (input) send data to microprocessor
- Printer (output) read // from //
- Mouse (input)
- 82C55A, etc. (PPI section .13)

### □ Functions of interface circuit:

- Select the I/O port ↳ to exchange data from microprocessor
- Latch output data ↳ Port isolated and external device
- Sample input data ↳ memory mapped interface
- Synchronize data transfer ↳ 80125 ns
- Translate between TTL voltage levels and those required to operate the I/O devices. ↳ 50 ns

3) determine the value of data from I/O device (I/O)

1) Speed Synchronize between I/O device and microprocessor (السرعة كافية)

5) Voltage translate (التحول بين V/I)

HU, Jordan

88

## 8.15 Isolated Input/Output Interface

### □ Minimum-mode interface:

- Similar in structure and operation to memory interface
  - I/O devices—can represent LEDs, switches, keyboard, serial communication port, printer port, etc.
  - I/O data transfers take place between I/O devices and MPU over the multiplexed-address data bus

AD0-AD7

A8-A15

### • Control signal review *similar to memory Interface*

- ALE = pulse to logic 1 tells bus interface circuitry to latch I/O address
- RD\* = logic 0 tells the I/O interface circuitry that an input (read) is in progress
- WR\* = logic 0 tells the I/O interface circuitry that an output (write) is in progress
- IO/M\* = logic 1 tells I/O interface circuits that the data transfer operation is for the I/O subsystem
- DT/R\* = sets the direction of the data bus for input (read) or output (write) operation
- DEN\* = enables the interface between the I/O subsystem and MPU data bus

↳ 2 different I/O Interface, microprocessor

① # of address line 16 bus 20


② I/O Initiation Communication with I/O (I/O H)

HU, Jordan

89

## 8.15 Isolated Input/Output Interface


### □ Minimum-mode interface:



Minimum-mode 8088 system I/O interface

## 8.15 Isolated Input/Output Interface

- Minimum-mode interface:




Minimum-mode 8086 system I/O interface

HU, Jordan

91

## 8.15 Isolated Input/Output Interface

- Maximum-mode interface:



Maximum-mode 8088 system I/O interface

HU, Jordan

92


## *8.15 Isolated Input/Output Interface*

### □ Maximum -mode interface:

- 8288 bus controller produces the control signals
- Signal changes
  - IORC\* replaces RD\*
  - IOWC\* and AIOWC\* replace WR\*
  - DEN is complement of DEN\*
  - IO/M\* no longer needed (bus controller creates separate IO read/write controls)
  - SSO\* no longer part of interface

## *8.15 Isolated Input/Output Interface*

### □ Maximum -mode interface:



Maximum-mode 8086 system I/O interface

## *8.15 Isolated Input/Output Interface*

### Maximum -mode interface:

Status inputs			CPU cycle	8288 command
$\bar{S}_2$	$\bar{S}_1$	$\bar{S}_0$		
0	0	0	Interrupt acknowledge	$\overline{\text{INTA}}$
0	0	1	Read I/O port	$\overline{\text{IORC}}$
0	1	0	Write I/O port	$\overline{\text{IOWC}}, \overline{\text{AIOWC}}$
0	1	1	Halt	None
1	0	0	Instruction fetch	$\overline{\text{MRDC}}$
1	0	1	Read memory	$\overline{\text{MRDC}}$
1	1	0	Write memory	$\overline{\text{MWTC}}, \overline{\text{AMWC}}$
1	1	1	Passive	None

I/O bus cycle status codes

- Bus status code review
- During all I/O accesses one of two bus cycle status code are output by the MPU
    - Read I/O port
    - Write I/O port
  - 8288 decodes to produce appropriate control command signals
    - $\overline{\text{IORC}}^*$  → input (read I/O)
    - $\overline{\text{IOWC}}^*$  → output (write I/O)
    - $\overline{\text{AIOWC}}^*$  → output (write I/O)

## *8.16 Input/Output Data Transfers*

- Input/output data transfers in the 8088 and 8086 microcomputers can be either byte-wide or word-wide.
- The port that is to be addressed is specified by the IO address.
- I/O addresses are 16 bits in length and are output by the 8088 to the I/O interface over bus lines  $\text{AD}_0$  through  $\text{AD}_7$  and  $\text{A}_8$  through  $\text{A}_{15}$ . why?
- In 8088, the word transfers is performed as two consecutive byte-wide data transfer and takes two bus cycle.
- In 8086, the word transfers can takes either one or two bus cycle.
- Word-wide I/O ports should be aligned at even-address boundaries to ensure that one cycle is enough to complete the word operation.

IN: Read from Extra space  
OUT: write to Extra

## 8.17 Input/Output Instructions

- Types of instructions

- Indirect: Direct I/O instructions—only allow access to ports at page 0 addresses 00 - FF
- Variable I/O instructions—allows access of ports anywhere in the I/O address 1000 - FFFF

- Direct I/O instructions

- (destination) accumulator  
dist. address  
of port
- IN Acc, Port → Source (address of port) بجنب بجنب  
acc. will be transfer انت انت للاستاد مفهوده هاد ال انت انت  
OUT Port, Acc → Source (acc) حفظ acc بال ذيجهونه بال address  
Port = 8-bit direct address—limited to 0H through FFH (page 0)  
Acc = accumulator register AX (word transfer); AH or AL (byte transfer)  
Example: IN AL, OFEH  
(FE) → AL (byte input operation)

- Also known as accumulator I/O—because source or destination must always be in accumulator (Acc) register

Mnemonic	Meaning	Format	Operation
IN	Input direct	IN Acc, Port	(Acc) ← (Port) Acc = AL or AX
	Input indirect (variable)	IN Acc, DX	(Acc) ← ((DX))
OUT	Output direct	OUT Port, Acc	(Port) ← (Acc)
	Output indirect (variable)	OUT DX, Acc	((DX)) ← (Acc)

المعنى في بـ  
العنوان بـ  
العنوان بـ  
page 0  
Direct  
Indirect  
part of the  
port value

read one byte from I/O

direct  
address  
within  
page

## 8.17 Input/Output Instructions

- Types of instructions

- Direct I/O instructions—only allow access to ports at page 0 addresses
- Variable I/O instructions—allows access of ports anywhere in the I/O address space

- Variable I/O instructions

- IN Acc, DX → value of DX represents address of port

OUT DX, Acc

- DX = 16-bit indirect address—allows access to full I/O address space

- Acc = accumulator register AX (word transfer); AH or AL (byte transfer)
- Example: MOV DX,A000H ;load I/O address DX=A000

IN AL,DX ;input value to AL

MOV BL,AL ;copy value to BL

(A000H) → BL (byte input operation)

IN, OUT  
read byte of the input port  
address A000 and store  
it in BL Register

Mnemonic	Meaning	Format	Operation
IN	Input direct	IN Acc, Port	(Acc) ← (Port) Acc = AL or AX
	Input indirect (variable)	IN Acc, DX	(Acc) ← ((DX))
OUT	Output direct	OUT Port, Acc	(Port) ← (Acc)
	Output indirect (variable)	OUT DX, Acc	((DX)) ← (Acc)

## 8.17 Input/Output Instructions

### ► EXAMPLE

Write a sequence of instructions that will output the data FFH to a byte-wide output port at address ABH of the I/O address space.

### ► Solution:

First, the AL register is loaded with FFH as an immediate operand in the instruction

MOV AL, FFH

لارج اال داتا نكتون  
الرحلة مع AL

Now the data in AL can be output to the byte-wide output port with the instruction

OUT ABH, AL

address

لارج اال داتا نكتون  
الرحلة مع main memory

MOV AL, FF

MOV EABH, AL

HU, Jordan

99

or  
MOV [AB], FF

## 8.17 Input/Output Instructions

### ► EXAMPLE

Write a series of instructions that will output data FFH to an output port located at address B000H of the I/O address space.

### ► Solution: special Inst.

The DX register must first be loaded with the address of the output port. This is done with the instruction

MOV DX, B000H

Next, the data that are to be output must be loaded into AL with the instruction

MOV AL, FFH

لارج اال داتا نكتون  
الرحلة مع AL

Finally, the data are output with the instruction

OUT DX, AL

لارج اال داتا نكتون  
الرحلة مع memory

MOV B000H, AL

الرحلة مع DS: B000

MOV DS: B000H, AL  
MOV [DS: B000], FF

100

الرحلة مع DS: B000

## 8.17 Input/Output Instructions

### EXAMPLE

Data are to be read in from two byte-wide input ports at addresses AAH and A9H and then output as a word-wide output port at address B000H. Write a sequence of instructions to perform this input/output operation.

### Solution:

First read in the byte at address AAH into AL and move it into AH.

IN AL, AAH  
MOV AH, AL ] IN AH, AAH

Now the other byte can be read into AL by the instruction

IN AL, A9H

And to write out the word of data

MOV DX, B000H  
OUT DX, AX

IN Ax, Aq

أولاً يدخل AH على بورت AAH ثم يدخل AL على بورت A9H، ثم تتم تحرير AH و AL من المحوسبة لـ DX، ثم يكتب الباقي

HU, Jordan

101

\* Pican main memory


MOV BX, [AA]

MOV [B000], BX , MOV [B000], [Aq] not allowed  
memory to memory

## 8.18 Input/Output Bus Cycle

### Input bus cycle of the 8088

إذا قمimos بالـ in من المحوسبة  
نكون memory input



in T<sub>1</sub>  
address, ALE  
IO, Receiver SSO

in T<sub>2</sub>  
Initialize data bus  
high-Z  
Read

## 8.18 Input/Output Bus Cycle

- Input bus cycle of the 8088
- Input (I/O read) bus cycle timing diagram—shows relationship between signals relative to time states


- T1 state—input cycle begins
  - Address output on A0-A15
  - Pulse produced at ALE—address should be latched in external circuitry on trailing edge of ALE
  - IO/M\* set to 1 → I/O bus cycle
  - DT/R\* set to 0 → set external data bus control circuitry for receive mode (input)
- T2 state
  - Status code output on S3-S6
  - AD0 through AD7 tri-stated in preparation for data bus operation
  - RD\* set to 0 → input cycle
  - DEN\* set to 0 → enable external data bus control circuitry
- T3 state
  - Data on D0-D7 input (read) by the MPU
- T4 state—input cycle finishes
  - RD\* returns to 1 → inactive level
  - Complete address/data bus tri-stated
  - IO/M\* returned to 0 → memory bus cycle
  - DEN\* returned to 1 → inactive level
  - DT/R\* returns to 1 → transmit level

HU, Jordan

103

## 8.18 Input/Output Bus Cycle

- Output bus cycle of the 8088



## 8.18 Input/Output Bus Cycle

### □ Output bus cycle timing diagram of the 8088


- T1 state—output cycle begins
  - Address output on A0-A15
  - Pulse produced at ALE and address latched in external circuitry on trailing edge of ALE
  - IO/M\* set to 1 → I/O bus cycle
  - DT/R\* set to 1 → external data bus control circuitry for transmit mode (output)
- T2 state
  - Status code output on S3-S6
  - AD0 through AD7 transitioned to data bus and output data placed on bus
  - DEN\* set to 0 → enable external data bus control circuitry
  - WR\* set to 0 → output cycle
- T3 or T4 state
  - Data on D0-D7 output (write) into I/O port (I/O device decides when!)
- T4 state—output cycle finishes
  - WR\* returns to 1 → inactive level
  - Complete address/data bus tri-stated
  - IO/M\* returned to 0 → memory bus cycle
  - DEN\* returned to 1 → inactive level

HU, Jordan

105

## 8.18 Input/Output Bus Cycle

### □ Input bus cycle of the 8086




HU, Jordan

106

## 8.18 Input/Output Bus Cycle

- Output bus cycle of the 8086



HU, Jordan

107

## H.W. #8

- Solve the following problems from Chapter 8 from the course textbook:

8, 22, 26, 35, 39, 49, 55, 59, 66, 86, 89, 99,  
101, 107

# Chapter 9

Memory Devices, Circuits,  
and Subsystem Design



The 8088 and 8086 Microprocessors, Triebel and Singh

## Introduction

- 9.1 Program and Data Storage Memory—
- 9.2 Read-Only Memory—
- 9.3 Random Access Read/Write Memories—
- 9.4 Parity, Parity Bit, and Parity-Checker/Generator Circuit
- 9.5 FLASH Memory
- 9.6 Wait-State Circuitry—
- 9.7 8088/8086 Microcomputer System Memory Interface Circuitry—


memory unit of microprocessor consist of two part-

- ① Primary storage memory
- ② Secondary " "

## 9.1 Program and Data Storage Memory- The Memory Unit

Memory—provides the ability to store and retrieve digital information  
• Instructions of a program

main memory → primary storage memory



Program storage ROM

Data can be stored (Places, modifying, changing)  
RAM

Secondary larger than Primary  
" slower "  
" low cost "

- Data to be processed
- Results produced by processing
- Organization of the Microcomputer memory unit
- Secondary storage—stores information that is not currently in use
  - Slow-speed
  - Very large storage capacity
  - Implemented with magnetic/optical storage devices—in PC
    - Hard disk drive
    - Floppy disk drive
    - Zip drive
- Primary storage—stores programs and data that are currently active
  - High-speed
  - Smaller storage capacity
  - Implemented with semiconductor memory
- Partitioning of Primary Storage
  - Program storage memory—holds instructions of the program and constant information such as look-up tables
    - EPROM (BIOS in PC)
    - FLASH memory
    - DRAM (volatile code storage in a PC)
  - Data storage memory—holds data that frequently changes
    - SRAM
    - DRAM (PC)

characteristics:  
code inst

## 9.2 Read-Only Memory- Types

Read-only memory (ROM)

- Used for storage of machine code of program
- Stored information can only be read by the MPU
- Information is nonvolatile—not lost when power turned off

Types:

data will be stored in this type of ROM will be done during the manufacturing process

problem: if there is error can't be program after manufacturing

\* EEPROM

\* ROM—mask-programmable read only memory

- Programmed as part of manufacturing process
- Lowest cost
- High volume applications, Video game

\* PROM—one-time programmable read-only memory

- Permanently programmed with a programming instrument

\* EPROM—erasable programmable read-only memory

- Programmed like a PROM
- Erasable by Ultraviolet light

Electrically alterable ROM-like devices

- FLASH memory USB
- EEROM (E<sub>2</sub>ROM)

EPROM: اجهزة الذاكرة  
ال不容 ملحوظة  
وغير قابلة  
لتحريكها

The 0060 and 0066 Microprocessors Triosel and

- ① For program
- ② For eras
- ③ For reading

data store in this ROM can be erased but use special device (ultraviolet)

data in this empty the user program it just one time using special device

what is RAM ؟ لذا لـ

زكي

ROM / RAM  
1M J105 P22  
2K 289 IC U10/U11  
(Single IC)

## 9.2 Read-Only Memory- Block Diagram

Block diagram of the ROM, PROM, and EPROM are essentially the same

### Signal interfaces

- Address bus (A10-A0) — MPU inputs address information that selects the storage location to be accessed
- Data Bus (D7-D0) — information from the accessed storage location output to be read by MPU
- Control bus — enables device and/or enables output from device

- $CE^*$  = chip enable — active 0; 1 low-power stand by mode
- $OE^*$  = output enable — active 0; 1 high-Z state

- Byte capacity — number of bytes a device can store

Calculated from number of address bits

EX: Address = 11-bit address

Storage capacity =  $2^{11} = 2048$  bytes

- Organization — how the size of a ROM is described

Formed from capacity and data bus width

EX:  $2048 \times 8$  or just  $2K \times 8$

- Storage density — number of bits of storage in a ROM

Calculated from byte capacity and data width

EX: Storage density =  $2048 \times 8 = 16384$  bits (16K bits)

bit 16 bytes organized 16 bit per location

maximum number of bytes that store in memory

of location X 8 bit per location

① enable chip by CE

② access location using access line

③ enable output line OE

④ read data using output line to the memory interface cd

## 9.2 Read-Only Memory- Organization and Capacity

### Example:

A ROM device has 15 address lines and 8 data lines. What are the address range, byte capacity, organization, and storage density?

### Solution:

- Address range

$$A_{14}-A_0 = 000\ 0000\ 0000\ 0000_2 \cdot 111\ 1111\ 1111\ 1111_2 \\ = 0000H \cdot 7FFFH$$

data line ← 8 data lines

16 k byte Byte capacity

- Byte capacity


$$2^{15} = 32,768 \text{ bytes} = 32K \text{ bytes}$$

- Organization

$$32,768 \times 8 \text{ bit}$$

- Storage density

$$32,768 \times 8 = 262,144 \text{ bits} = 256K \text{ bits}$$



## 9.2 Read-Only Memory- Operation

### Read operation

- MPU outputs address and control information on its bus.
- Interface circuit applies Address A10-A0 to the address inputs of the ROM to select a specific byte wide storage location
- Interface circuits decode additional address bits to produce a chip select output
- Logic 0 at CS\* applied to the CE\* input of the ROM to enable it for operation
- Memory interface circuitry produces appropriately timed MEMR\* output
- MEMR\* applied to OE\* input of the ROM to enable the information at the addressed storage location onto the output bus D7-D0
- Memory interface supplies the byte of data from the ROM to the MPUs data bus
- MPU reads the byte of data from the ROM from its data bus

The 8085 and 8086 Microprocessor Operation Chap

## 9.2 Read-Only Memory- Standard EPROM ICs

EPROM part numbers formed by adding the prefix "27" to the device total Kbits of storage capacity

### • Examples:

- 16K bit EPROM • 2716
- 32K bit EPROM • 2732
- 1M bit EPROM • 27C010

### • Most EPROM available in byte wide organization

### • Examples:

- 2764 • 8K X 8
- 27C020 • 256K X8

### • NMOS versus CMOS process

### • Manufacturing processes used to make EPROMs

- NMOS=N-channel metal-oxide semiconductor
- CMOS= complementary symmetry metal-oxide semiconductor
- "CMOS" designated by "C" in part number

• NMOS—older devices such as 2716 and 2732


The 8085 and 8086 Microprocessor Operation Chap

CMOS—all newer devices 27C64 and up

EPROM	Density (bits)	Capacity (bytes)
2716	16K	2K X 8
2732	32K	4K X 8
27C64	64K	8K X 8
27C128	128K	16K X 8
27C256	256K	32K X 8
27C512	512K	64K X 8
27C010	1M	128K X 8
27C020	2M	256K X 8
27C040	4M	512K X 8

## 9.2 Read-Only Memory- Pin Layouts


جامعة عجمان



add 4k 31 32 33 34 35  
line ↓ 5k ↓ 14k  
11 - 12

العنوان (العنوان)  
one additional  
address bit

app for power supply



~~EPROM pin layouts are designed for compatibility~~

- Permit easy upgrade from lower to higher density
  - Publish pin layouts of future densities
  - Allows design of circuit boards to support drop in upgrade to higher densities
  - Most pins are independent and serve a common function for all densities
    - \* Examples:
  - pin 10-A0
  - pin 11-00
  - pin 14-Gnd
  - Some have one multi-function

pin\* OE\*/Vpp  
\* Vpp mode during  
programming only

## 9.2 Read-Only Memory- EPROM Switching Waveforms

### Timing of the read operation

- Output data is not immediately available at the outputs
    - Delays exist between the application of the address, CE\* and OE\* signals and the occurrence of a valid output
    - $t_{ACC}$  = access time — address to valid output delay time
    - $t_{CE}$  = chip-enable time — chip enable to valid output delay
    - $t_{OE}$  = output-enable time — output enable to valid data delay
  - To assure that the MPU reads valid data, these inputs must be applied at the appropriate times
    - Responsibility of the memory interface circuitry
  - Another delay occurs at the removal of OE\* before the outputs lines are returned to the high-Z state
    - $t_{DDE}$  = chip-deselect time — time for the outputs to recover
      - (time between deactive output enable until the data is available)*

size of 4K  
2 design  
جهاز واحد  
جهاز عادي  
لدى نوافذ

system need more  
32k location  
need to store  
up to 64k byte  
⇒ memory  
design  
parallel

① divide needed  
size over size  
of single IC

$$\frac{64K \times 8}{32K \times 8} = 2 \text{ number of IC}$$

3 group لفقيه 3 مجموعات  
lines address control  
15 address lines  
For 32Kx8  
@ ① تأثير على عدد  
الفرع على  
النحو التالي  
@ ② 3 group  
@ ③ Connect (in parallel) same line  
address, OE, CS

Connect Signal  
Expanding  
locations  
location  
عن طريق  
الخط  
enable  
line  
وهو  
output  
line  
مقدار  
byte

$$\frac{32K \times 16}{32K \times 8} = 2$$

② determine  
# of each group  
Address → 15 address  
line  
(parallel)  
No - 114

output → 8 for each IC  
control → 2  
طلب 15  
طلب 8

Connect in parallel.  
(same line, but connected in series, different size)

I need to read  
Prom 2 location

## 9.2 Read-Only Memory- Expanding Byte Capacity

Many applications require more ROM capacity than is available in a single device

- Need more bytes of storage
- Connects to a wider data bus

① Expanding byte capacity with 2 EPROMS

- Connect address bus lines in parallel

- Connect output lines in parallel

- Connect OE\* in parallel

- Enable chips with separate chip selects

Address bit A15 decoded to produce CS0\* and CS1\*

A15=0 · CS0\*

A15=1 · CS1\*

Implemented with inverting buffer

- Byte capacity


$2^{16} = 64K$  bytes

- Organization

64K X 8 bit

- Storage density

$$2 \times 32K \times 8 = 512K \text{ bits}$$



same for IC  
2 chip select (in series) different line  
Vernonally  
address line  
increase number  
of output line  
مايو درجة  
location

## 9.2 Read-Only Memory- Expanding Word Length

Expanding word length with 2 EPROM

- Connecting to 8086 16-bit data bus

Connect address bus lines in parallel

Connect CE\* in parallel

Connect OE\* in parallel

8 data outputs of EPROM 0 used to supply the lower data bus lines D0-D7

8 data outputs of EPROM 1 used to supply the upper 8 data bus lines D8-D15

- Byte capacity


$$2 \times 2^{15} = 64K \text{ byte}$$

- Organization

32K X 16 bit

- Storage density

$$32K \times 16 = 512K \text{ bits}$$



The 8086 and 8088 Microprocessors and

\* HEAR

flexibility

غير (غير أولي أو غير

أول المترافق

أول المترافق

البيانات

16 out-put-line  
ستة  
address look  
range

### 9.3 Random Access Read/Write Memories-

*Difference RAM by ROM:*

#### Types of RAMs

##### Random Access Read/Write Memory (RAM)

- Used for temporary storage of data and program information
- Stored information can be altered by MPU—read or written

- ① Read and write
- ② Volatile

③ access randomly : I can access any location sequentially very quickly

*modified by data is  
or change  
RAM is big*

Information read from RAM

Modified by processing

Written back to RAM for reuse at a later time

- Information normally more frequently randomly accessed than ROM

- Information is volatile—lost when power turns off

- Types: base on material

- ① Static RAM (SRAM)—data once entered remains valid as long as power supply is not turned off

Lower densities (small size)

Higher cost

Higher speeds

- ② Dynamic RAM (DRAM)—data once entered requires both the power to be maintained and a periodic refresh

Higher densities

Lower cost

Lower speeds

Refresh requires additional circuitry

For valid data → + keep power supply ON

Implement by Transistor TTL

For valid data → ① keep power supply ON and make periodic refresh

Implement by capacitor

recharge for data in capacitor

capacity of small capacitor

discharge MPU uses


The 8085 and 8086 Microprocessors, Triebel and Singh

17

### 9.3 Random Access Read/Write Memories- SRAM Block Diagram

#### Signal interfaces

- Address bus (A<sub>12</sub>-A<sub>0</sub>)—MPU inputs address information that selects the storage location to be accessed
- Data Bus (I/O<sub>7</sub>-I/O<sub>0</sub>)—input/output of information for the accessed storage location from/to MPU
- Control bus—enables device, enables output from device, and selects read/write operation
  - CE\* = chip enable—active 0
  - OE\* = output enable—active 0
  - WE\* = write enable
    - 0 = write to RAM
    - 1 = read from RAM



The 8085 and 8086 Microprocessors, Triebel and Singh

18

byte capacity → 8k byte

organization → 8k × 8

Storage → 64k

address range → 0000 0000 0000 0000

0 0 0 0 - 1 F F F

### 9.3 Random Access Read/Write Memories- Standard SRAM ICs

Part numbers vary widely by manufacturer—Hitachi/NEC use "43xxx". SRAMs are available in a variety of densities and organization

SRAM	Density (bits)	Organization
4361	64K	64K x 1
4363	64K	16K x 4
4364	64K	8K x 8
43254	256K	64K x 4
43256A	256K	32K x 8
431000A	1M	128K x 8


- Typical SRAM densities

- 64K bit
- 256K bit
- 1M bit

- Typical organizations of the 64K bit

- SRAM
  - 64K X 1 bit
  - 16K X 4 bit
  - 8K X 8 bit

### 9.3 Random Access Read/Write Memories- Pin Layout of SRAMs



4364 and 43256A pin layouts are designed for compatibility

4364 pin configuration (Fig a)

- A12-A0 • 13-bit address  
2<sub>13</sub> = 8K bytes
- I/O7-I/O0 • byte wide
- Pin 1 NC = no connect
- Pin 27 WE\*
- Pin 20 CE1\* • active 0
- Pin 26 CE2 • active 1
- Pin 22 • OE\*
- Pin 28 Vcc
- Pin 14 GND

43256A differences (Fig b)

- Pin 1 • A14
- Pin 26 • A13
- Pin 20 called CS\* (function unchanged)

### 9.3 Random Access Read/Write Memories- Expanding Word-Width and Capacity

Most SRAM subsystems

*first*

*second*

- Require both word-width and bit capacity expansion

- Require the ability to write on byte-wide or word wide basis- design only supports words

Expansions performed in a similar way as for EPROMs

16K X 16-bit SRAM circuit

$8k \times 8$

$2 \times 8k$

- A0-A12 in parallel

- A13 decoded to form CS0\* and CS1\*

CS0\* - enable Bank 0

CS1\* - enable Bank 1

- SRAMs 0 & 2—input/outputs connected in parallel and supply low byte of data bus

- SRAMs 1 & 3—input/outputs connected in parallel and supply high byte of data bus

- MEMW\* and MEMR\* produces independent write and read enables

MEMW\* MEMR\* Data Transfer

0	0	Invalid
---	---	---------

0	1	Word write
---	---	------------

1	0	Word read
---	---	-----------

1	1	Inactive
---	---	----------

How can the circuit be modified to support byte wide write?

① required size

size for single IC

② ~~if no~~ find group

③ connect

$16K \times 16 = 8K \times 8$  in order  
to expand word length

$8k \times 16$


word length

word length

capacity

isic

$\geq CS$



chip enable for first bank different  
than chip enable for second bank

A13

### 9.3 Random Access Read/Write Memories- Standard Read/Write Cycle Times

Speed of a SRAM identified as  
read/write cycle time

- Variety of speeds available—4364 available in speeds ranging from 100ns to 200ns

- Shorter the cycle time the better.

Designated by a dash speed indicator following the part number

-10 = 100ns


-12 = 120ns

Part number	Read/write cycle time
4364-10	100 ns
4364-12	120 ns
4364-15	150 ns
4364-20	200 ns

different speed

### 9.3 Random Access Read/Write Memories- DRAM Block Diagram

#### DRAM signal interfaces



- Address multiplexed in external circuitry into a separate row and column address
  - Row address =  $A_7 - A_0$
  - Column address =  $A_{11} - A_8$
- Special RAS\* and CAS\* inputs used to strobe address into DRAM
- Row and column addresses applied at different times to address inputs  $A_0$  through  $A_7$ 
  - Row address first
  - Column address second
  - Known as "RAS before CAS"
  - Address reassembled into 16-bit address inside DRAM
- Frequently data organizations are X1, X2, and X4
  - Separate data inputs and outputs
  - Data input labeled D
  - Data output labeled Q
- Read/write (W) input signals read or write operation

DRAMs are available in a variety of densities and organization

### 9.3 Random Access Read/Write Memories- Standard DRAM ICs

DRAMs are available in a variety of densities and organization

- Typical DRAM densities
  - 64K bit
  - 256K bit
  - 1M bit, Etc.
  - Modern DRAMS as large as 1G bit
- Typical organizations of the 4M bit DRAM
  - 4M X 1 bit
  - 1M X 4 bit
  - Modern higher density devices also available in X8, X16, and X32 organizations

Start number 011

DRAM	Density (bits)	Organization
2164B	64K	64K x 1
21256	256K	256K x 1
21464	256K	64K x 4
421000	1M	1M x 1
424256	1M	256K x 4
44100	4M	4M x 1
44400	4M	1M x 4
44160	4M	256K x 16
416800	16M	8M x 2
416400	16M	4M x 4
416160	16M	1M x 16

### 9.3 Random Access Read/Write Memories- Circuit Design using DRAMs

*64Kx1*

Sixteen 64KX1-bit DRAMs interconnected to form a 64K word memory subsystem—1M-bits of memory

*64Kx16* Circuit connections

- 8 multiplexed address inputs of all devices connected in parallel

- RAS and CAS lines of all devices connected in parallel

- Data input and output lines

  - Independent data lines arranged to form a 16-bit wide output bus

  - Independent input lines arranged to form a 16-bit wide input bus


  - In most microprocessor applications input and output lines are connected together

- Read/write lines

  - W inputs of upper 8 DRAMs connected together and driven by WR0\*

  - W inputs of lower 8 DRAMs connected together and driven by WR1\*

  - Permits byte-wide or word-wide reads and writes



The 8088 and 8086 Microprocessors, Intel and IBM

33

### 9.3 Random Access Read/Write Memories

- The primary memory section of a microcomputer system is normally formed from both read-only memories and random access read/write memories (RAM)
- RAM is different from ROM in two ways:
  - Data stored in RAM is not permanent in nature.
  - RAM is volatile – that is, if power is removed from RAM, the stored data are lost.
- RAM is normally used to store temporarily data and application programs for execution.

### *9.3 Random Access Read/Write Memories*

- Static and dynamic RAMs
  - For a static RAM (SRAM), data remain valid as long as the power supply is not turned off.
  - For a dynamic RAM (DRAM), we must both keep the power supply turned on and periodically restore the data in each location.
  - The recharging process is known as *refreshing* the DRAM.

## 9.4 Parity, The Parity Bit, and Parity- Checker/Generator Circuit- Parity and the Parity Bit

Data exchange between the MPU and data memory subsystem in a microcomputer must be done without error.

## Sources of errors

- Emissions that affect data on the data bus line
  - Electrical noise signals—spikes or transients that affect data on data lines
  - Defective bit in a DRAM
  - Soft errors of DRAM

## Solutions for improving data integrity

1. Parity
  2. Error correction code (ECC)  
Parity most frequently used

**Parity Bit**  
Add an additional bit of data to each byte or word of data so that all elements of data have the same parity. Extra bit is known as the "parity bit".

- **Even parity**—element of data has an even number of bits at the 1 logic level
  - **Odd parity**—element of data has an odd number of bit that are logic 1


- bit that are logic 1
- Circuitry added to the DRAM memory interface to generate an appropriate parity bit on writes to memory
- Extra DRAM required to store the parity bit
- Circuitry checks element of data from correct parity during read operations
- Parity errors (PE) reported to MPU usually as an

Ans: ① Can detect just  
odd number  
of errors  
even(  $\times$  )

② odd number  
Can detective  
but I can't know  
the number

error detection  
add extra bit with  
data (function of  
original data)

destination  
separat بدل  
originally ي  
extraordinary  
and pass origin




# of ones in data = even

add

odd The 8080 and 80 interrupt record base on parity we add one extra bit (parity bit)

~~even → 0 (e.g. 14) even  
odd → 1 (e.g. 14) odd~~

## 9.4 Parity, The Parity Bit, and Parity- Checker/Generator Circuit- Parity Generator/Checker Circuitry



Parity generator/checker circuit—circuit added to the data memory interface to implement parity

- May be implemented with a 74AS280 parity generator/checker IC

### **9 inputs A through I**

Two outputs  $\Sigma$ odd and  $\Sigma$ even

**Operation:**

- Even number of inputs are logic 1

$\Sigma_{\text{even}} = 1$  and  $\Sigma_{\text{odd}} = 0$

Signals that input has  
even parity

- Odd number of inputs are logic 1.

$$\Sigma_{\text{even}} = 0 \text{ and } \Sigma_{\text{odd}} = 1$$

Signals that input has odd parity

NUMBER OF INPUTS A THRU I THAT ARE HIGH	OUTPUTS	
	$\Sigma$ EVEN	$\Sigma$ ODD
0,2,4,6,8	H	L
1,3,5,7,9	L	H


parity as even  $\rightarrow$  parity bit = 0  $\xrightarrow{\sum \text{odd}}$  Even  
 parity as odd  $\rightarrow$  parity bit = 1  $\xrightarrow{\sum \text{even}}$  Odd

write Odd  
read Even

## 9.4 Parity, The Parity Bit, and Parity- Checker/Generator Circuit- Parity Generator/Checker Circuitry

### Even parity generator circuit

- Circuit configuration
    - Inputs A through H attach in parallel to data bus lines D0 through D7
    - Input I is attached to the data output of the parity DRAM
      - Only activated during read operations
    - $\Sigma$ odd output is attached to the data input of parity DRAM



دستی گرف از این استخراج ال parity باشد ما لیست شویم

Circuit checks parity and generates  $\Sigma_{\text{odd}}$  and  $\Sigma_{\text{even}}$  outputs

**Zodd output supplied to input of parity DRAM for storage along with the byte in memory**

If parity is even— $\Sigma$ odd = 0 and 9-bit value saved in memory still has even parity

If parity is odd— $\Sigma$ odd = 1 and parity of 9-bit value changed to even and saved in memory

## 9.4 Parity, The Parity Bit, and Parity-Generator/Checker Circuitry

### Read operation:

Accepts 9-bit wide input from data outputs of the DRAM subsystem

- Checks the number of bits that are at the 1 logic level

- Produces appropriate logic level signals at odd parity and even parity outputs

If parity is even— $\Sigma_{\text{even}} = 1$  and parity is correct

- Memory operation completes normally

If parity is odd— $\Sigma_{\text{even}} = 0$  and a parity error is detected


- Error condition signaled to MPU by logic 0 at PE\*

- Usually applied as NMI input to the MPU

- Must get serviced before executing next instruction

- MPU may  
Reattempt memory access

Initiate an orderly shut down of application



## 9.7 8088/8086 Microcomputer System Memory Circuitry

- Data storage memory
  - Information that frequently changes is normally implemented with random access read/write memory (RAM).
  - If the amount of memory required in the microcomputer is small, the memory subsystem is usually designed with SRAMs.
  - DRAMs require refresh support circuit which is not warranted if storage requirement are small.


## 9.7 8088/8086 Microcomputer System Memory Circuitry

### EXAMPLE $32K \times 8$

Design a memory system consisting of 32Kbytes of R/W memory and 32Kbytes of ROM memory. Use SRAM devices to implement R/W memory and EPROM devices to implement ROM memory. The memory devices to be used are shown below.

**First part:**  
 ① design  
 memory system  
**second part:**  
 ② designed memory  
 system in specific  
 address range

R/W memory is to reside over the address range 00000H through 0FFFFH and the address range of ROM memory is to be F8000H through FFFFFH. Assume that the 8088 microprocessor system bus signals that follow are available for use: A<sub>0</sub> through A<sub>19</sub>, D<sub>0</sub> through D<sub>7</sub>, MEMR', MEMW'.



## 9.7 8088/8086 Microcomputer System Memory Circuitry

### SOLUTION:

First let us determine the number of SRAM devices needed.

No. of SRAM devices =  $32\text{Kbyte}/(16\text{K} \times 4) = 4$   
 To provide an 8-bit data bus, two SRAMs must be connected in parallel. Two pairs connected in this way are then placed in series to implement the R/W address range, and each pair implements 16Kbytes.

Next let us determine the number of EPROM devices needed.

No. of EPROM devices =  $32\text{Kbyte}/16\text{Kbyte} = 2$   
 These two devices must be connected in series to implement the ROM address range and each implement 16Kbytes of storage.


$$0 + 2 \times 16 \times 1024 - 1 = 7FFF$$

for 8086  $\rightarrow$  2 bank High, Low  
16k  $\rightarrow$  low bank 32k  $\rightarrow$  high bank IC usage


LD address of last location = start address + 2  $\times$  # of location - 1

## 9.7 8088/8086 Microcomputer System Memory Circuitry

For 8088



SOLUTION:



Memory map of the system

$$F8000 + 16 \times 1024 - 1$$


$$F8000 + 3FFF = FBFFF$$

$$FC000 + 16 \times 1024 - 1 = FFFFF$$


## 9.7 8088/8086 Microcomputer System Memory Circuitry

SOLUTION:


in parallel




Parallel  
SRAM1 &  
SRAM2



Parallel 2 vs. Series



Parallel



parallel

32K  $\times$  8  
bytes

RAM memory organization for the system design

185 parallel 18 word

remainig 6  $\leftarrow$  18 control


only one  $\leftarrow$  2CS  
A19

C80  
in series

2CS  $\rightarrow$  C80  
CS1

## 9.7 8088/8086 Microcomputer System Memory Circuitry

SOLUTION:



ROM memory organization for the system design

2 = 4 chip select  
ranging ←

ROM range 0000H to FFFFH

## 9.7 8088/8086 Microcomputer System Memory Circuitry

0 → CS<sub>0</sub>  
1 → CS<sub>1</sub>  
10 → CS<sub>2</sub>  
11 → CS<sub>3</sub>

SOLUTION:

address range mapped  
For 2IC → in bank

فرانج 3x8  
2IC 3 input  
3 enable

A<sub>19</sub>..... A<sub>0</sub>  
00000<sub>16</sub> = 0000 0000 0000 0000  
03FFF<sub>16</sub> = 0000 0011 1111 1111  
04000<sub>16</sub> = 0000 0100 0000 0000  
07FFF<sub>16</sub> = 0000 0011 1111 1111

bank 1 location  
SRAM1 SRAM2

16K x 8  
14 A<sub>0</sub> - A<sub>10</sub>  
Bank 2 start directly  
after Bank 1

ف ROM 0-11H, 256 bytes → F8000<sub>16</sub> = 1111 1000 0000 0000

14 address

FBFFF<sub>16</sub> = 1111 0011 1111 1111  
FC000<sub>16</sub> = 1111 1100 0000 0000  
FFFFF<sub>16</sub> = 1111 1011 1111 1111

+1

14 address

6 memory address line

decoder.  
at 2x4  
enable 2 input.

5 input  
3 enable  
input

Address range analysis for the design of chip select signals




address  
decoder  
8 مدخل ادخيل

مدخل بث�� عال input و باع مابصر ما ان اي خايش

RAM  
ROM  
2 decoder  
Bank 2  
active CS<sub>1</sub>

## 9.7 8088/8086 Microcomputer System Memory Circuitry

SOLUTION:



# **Microprocessor Systems**

## Chapter 10

### **Input/Output Interface Circuits and LSI Peripheral Device**

## **Lecture Outline**

- › 10.1 Core and special-purpose I/O interfaces
- › 10.2 Byte-Wide output ports using isolated I/O
- › 10.3 Byte-Wide input ports using isolated I/O
- › 10.4 Input/Output handshaking and parallel printer interface
- › 10.5 the 8255 Programmable Peripheral Interface

## 10.1 Core and Special Purpose I/O Interfaces

\* Special purpose I/O interfaces are implemented as add-on cards on the PC  
    not necessary

- display
- parallel printer interface
- serial communication interface
- local area network interface
- not all microcomputer systems employ each of these types

\* Core input/output interfaces are considered to be the part of the I/O subsystem such as:

- parallel I/O to read the settings of the DIP switches on the processor board
- interval timers used in DRAM refresh process

We will study both

2

3

## 10.2 I/O Design in the 8088/86

Task:

I should use Interface circuit? base to use


- ① latch output • In every computer, when data is sent out by the CPU, the data on the data bus must be latched by the receiving device
- ② Sample out-pu. • While memories have an internal latch to grab the data on the data bus, a latching system must be designed for ports
- ③ Syncd • Since the data provided by the CPU to the port is on the system data bus for a limited amount of time (50 - 1000ns) it must be latched before it is lost
- ④ Voltage Tran. • Likewise, when data is coming in by way of a data bus (either from port or memory) it must come in through a three-state buffer
- ⑤ select one of the serial I/O (bus on the address)

12

.4


Example for parallel input output interface (core input/out)

### Example - 64 line parallel output circuit - 8088



### I/O decoding and the 8086 64-line parallel port

I/O port	I/O address
Port 0	1XXXXXXXXXXXXX0000
Port 1	1XXXXXXXXXXXXX0010
Port 2	1XXXXXXXXXXXXX0100
Port 3	1XXXXXXXXXXXXX0110
Port 4	1XXXXXXXXXXXXX1000
Port 5	1XXXXXXXXXXXXX1010
Port 6	1XXXXXXXXXXXXX1100
Port 7	1XXXXXXXXXXXXX1110



## Examples

- To which output port in the previous figure are data written when the address put on the bus during an output bus cycle is 8002h?
  - A15 .. A0 = 1000 0000 0000 0010b
  - A15L = 1
  - A0L = 0
  - A3L A2L A1L = 001
  - $\overline{P1} = 0$

Port 1 →

- Write a sequence of instructions that output the byte contents of the memory address DATA to output port 0 in the previous figure

```
MOV DX, 8000h
MOV AL, DATA
OUT DX, AL
```

address 8000h  
For port zero

isolated or  
memory mapped?

isolated alias object calls 15  
memory mapped "memory" " "

turn on and off periodically ← page 0 at address of zero

## Time Delay Loop and Blinking a LED at an Output




Figure 10-2 Driving an LED connected to an output port.

```
MOV DX, 8000h ; initialize address of port 0 Indirect
MOV AL, 00h ; load data with bit 7 as logic 0 AL=0
ON_OFF: OUT DX, AL ; turned on
MOV CX, 0FFFFh ; load delay count of FFFFh
HERE: LOOP HERE ; decrement CX by one and jump to later
    XOR AL, 80h ; complement bit 7
    JMP ON_OFF ; loop until AL=0
JMP ON_OFF
```

delay ON = delay off  
delay ON delay off delay Aprox.

17 T states  
54K \*  
Frequency

17 CLK. per.  
 $\frac{1}{\text{Freq}}$

address port zero  
Isolated  
indirect  
cicles 1M  
(special instruction)

address port zero  
= 8000

lead 1 out 1  
delay  
GND ISN CIRCUIT ISN  
I = 0.1mA  
7 x 54 x 210  
1 0 0 0 0 0 0 0 0

mov AL, 80  
out DX, AL

loop  
on/off  
turn on delay  
delay  
turn off delay  
frequency  
clock frequency  
clock frequency

delay  
on/off  
turn on  
turn off

1 loop → X → 1.1


16

8

## 10.3 IN port design using the 74LS244

parallel input

Design for IN AL,9CH




- In order to prevent any unwanted data (garbage) to come into the system (global) data bus, all input devices must be isolated through the tri-state buffer. The 74LS244 not only plays this role but also provides the incoming signals sufficient strength (driving capability) to travel all the way to the CPU.
- It must be emphasized that every device (memory, peripheral) connected to the global data bus must have a latch or a tri-state buffer. In some devices such as memory, they are internal but must be present.

17


9

## Example - 64 line parallel input circuit



## Example

- In practical applications, it is sometimes necessary within an I/O service routine to repeatedly read the value at an input line and test this value for a specific logic level.





## 10.4 Input Output Handshaking

status الزنم اخنة ال printer دوست


- The I/O ports of a computer typically operate at different data rates
- A hard disk drive, for example, might require the computer to input data at 10Mbps → 100Mbps
- CD-ROM drives operate at 300-600 Kbps
- However when inputting keystrokes from the operator, the data rate may fall to only one or two characters per sec.
- If the processor is to operate efficiently, one needs to develop a strategy to control or synchronize the flow of data between the processor and the widely varying rates of its I/O devices
- This type of synchronization is achieved by implementing what is known as handshaking as part of the input/output interface
- Printers typically have buffers that can be filled by the computer at high speed
- Once full the computer must wait while the data in the buffer is printed
- Most printer manufacturers have settled on a standard set of data and control signals Centronics Parallel Printer Interface

# Parallel Printer Interface

U1  
Printer.



Pin	Assignment
1	Strobe
2	Data 0
3	Data 1
4	Data 2
5	Data 3
6	Data 4
7	Data 5
8	Data 6
9	Data 7
10	Ack
11	Busy
12	Paper Empty
13	Select
14	Auto Font
15	Error
16	Initialize
17	Sictin
18	Ground
19	Ground
20	Ground
21	Ground
22	Ground
23	Ground
24	Ground
25	Ground



ACK is used by printer to acknowledge receipt of data and can accept a new character.

BUSY high if printer is not ready to accept a new character  $0 \rightarrow$  ready  $1 \rightarrow$  busy

SELECT when printer is turned on

ERROR goes low when there are conditions such as paper jam, out of paper, offline

STROBE when PC presents a character

INITIALIZE Clear Printer Buffer and reset control

21

13

## Operational Principle - Parallel Printer Port


Control signal

- The computer checks the BUSY signal from the printer, if not BUSY then
- When the PC presents a character to the data pins of the printer, it activates the STROBE pin, telling it that there is a byte sitting at the data pins. Prior to asserting STROBE pin, the data must be at at the printer's data pins for at least 0.5 microsec. (data setup time)  $\frac{\text{short, busy}}{\text{of time}}$
- The STROBE must stay for 0.5 microsec
- The printer asserts BUSY pin indicating the computer to wait
- When the printer picks up the data, it sends back the ACK signal, keeps ACK low for 5 microsec.
- As the ACK signal is going high, the printer makes the BUSY pin low to indicate that it is ready to accept the next byte
- The CPU can use ACK or BUSY signals from the printer to initiate the process of sending another byte

22


14

# Handshaking



15

## Printer Interface Circuit



25

16

## Example

- Write a program that implements the flowchart. Character data is held in memory starting at address PRNT\_BUFF, the number of characters held in the buffer is identified by the count address CHAR\_COUNT.

*Initialization*

- ① Counter → take 10 char at once  
Print
- ② Pointer → offset address where store in memory

*Copy data to*

*AX Jl count (X)* [1] *MOV CL CHAR COUNT # of character need to print, SI = offset of first character* 100 char  
*MOV SI OFFSET PRNT\_BUFF insure pointer (offset address of first character)*

*POLL\_BUSY. MOV DX,8004h IN AL,DX AND AL,01h JNZ POLL\_BUSY* Isolated, Indirect  
BUSY input checked

*Jc shift Right mask AND JNZ end* [ ] *data available* *MOV AL [SI] memory location*  
*MOV DX,8000h address port 0* *Character is output*

*CUT DX AL* *STB = 0* *So as the strobe delay for STB = 200ns/17 ~ 0.5*

*MOV AL 00h MOV DX,8002h CUT DX AL MOV BX,0Fn STROBE, DEC BX JNZ STROBE* *W400*  
*MOV AL 01h CUT DX AL : STB bar = 1*

*INC SI DEC CL JNZ POLL\_BUSY* *check for number of counter*

*Output*

26

17

IC ↗

## 10.5 The 8255 Programmable Peripheral Interface PPI

*Let this IC can program like in order to change functionality*

*inp ↗ out*

- Intel has developed several peripheral controller chips designed to support the 80x86 processor family. The intent is to provide a complete I/O interface in one chip.
- 8255 PPI provides three 8 bit input ports in one 40 pin package making it more economical than 74LS373 and 74LS244. *IC support 3 port each port has 8 data lines*
- The chip interfaces directly to the data bus of the processor, allowing its functions to be programmed; that is in one application a port may appear as an output, but in another, by reprogramming it as an input. This is in contrast with the 74LS373 and 74LS244 which are hardwired and fixed
- Other peripheral controller chips include the 8259 Programmable Interrupt Controller (PIC), the 8253/54 Programmable Interval Timer (PIT) and the 8237 DMA controller

- ① Single I-O
- ② Shared I-O (handshaking)
- ③ Bidirectional I-O


*I Can chose select number of bit of data that I can transfer (byte-word...)*

*total 24 (can be input or output or bidirectional)*

29

18

# 8255A internal



## 8255 Pins

CS is physically one, logically three pins

- PA0 - PA7: input, output, or bi-directional port
- PB0 - PB7: input or output
- PC0 - PC7: This 8 bit port can be all input or output. It can also be split into two parts, CU (PC4 - PC7) and CL (PC0 - PC3). Each can be used for input and output.
- RD or WR
  - IOR and IOW of the system are connected
- RESET
- A0, A1, and CS
  - CS selects the entire chip whereas A0 and A1 select the specific port (A, B, or C)

1 PA3	40	PA4	40
2 PA2	39	PA5	39
3 PA1	38	PA6	38
4 PA0	37	PA7	37
5 RD	36	WR	36
6 CS		RESET	35
7 GND		D0	34
8 A1	33	D1	33
9 A0	32	D2	32
10 PC7	31	D3	31
11 PC6	30	D4	30
12 PC5	29	D5	29
13 PC4	28	D6	28
14 PC0	27	D7	27
15 PC1	Vcc		26
16 PC2	PB7		25
17 PC3	PB6		24
18 PB0	PB5		23
19 PB1	PB4		22
20 PB2	PB3		21

Figure 11-11 8255 PPI Chip

$$24 + 8 = 32$$

data bus

A0 + A1 = selection line 2

R+W = 3

Vcc + GND = 2


Reset + CS = 2

Total 40

CSBAR	A1	A0	SELECTS:
0	0	0	Port A
0	0	1	Port B
0	1	0	Port C
0	1	1	Control Register
1	X	X	8255 not selected

## Addressing an 8255

*Explains interface the microprocessor with PPI*



## 8255 Control Word Format






FIGURE 15.4  
8255A Control Word Format For I/O Mode.  
VH1 REF: A Guide from Intel Corporation, Peripheral Component Interconnect Card Field Reference, 1993, p. 3.



To send Control Reg to Control word  
 spicul (inst) or memory mapped (inst)  
 (inst) PPI (inst)



in mode zero I have up to 16 cases  
 $\frac{1}{2}$  individual port.  $\frac{1}{2} \times 16 = 16$







Mode 0  
control words  
(I/O)  
(16 cases)







1


25



Mode 0  
control words  
(I/O)



26



Mode 0  
control words  
(I/O)

## Mode 1: I/O with Handshaking Capability

*strobed*

port A  
hand check  
port B  
hand check  
port C  
provide control  
signal for port  
A and B

*need 3 control signal*

*Transfer data with helping of control signal*

- Handshaking refers to the process of communicating back and forth between two intelligent devices
- Example: Process of communicating with a printer
  - a byte of data is presented to the data bus of the printer
  - the printer is informed of the presence of a byte of data to be printed by activating its strobe signal
  - whenever the printer receives the data it informs the sender by activating an output signal called ACK
  - the ACK signal initiates the process of providing another byte of data to the printer
- 8255 in mode 1 is equipped with resources to handle handshaking signals

## Setup of Mode 1

Pin	MODE 1	
	IN	OUT
PA <sub>0</sub>	IN	OUT
PA <sub>1</sub>	IN	OUT
PA <sub>2</sub>	IN	OUT
PA <sub>3</sub>	IN	OUT
PA <sub>4</sub>	IN	OUT
PA <sub>5</sub>	IN	OUT
PA <sub>6</sub>	IN	OUT
PA <sub>7</sub>	IN	OUT
PB <sub>0</sub>	IN	OUT
PB <sub>1</sub>	IN	OUT
PB <sub>2</sub>	IN	OUT
PB <sub>3</sub>	IN	OUT
PB <sub>4</sub>	IN	OUT
PB <sub>5</sub>	IN	OUT
PB <sub>6</sub>	IN	OUT
PB <sub>7</sub>	IN	OUT
PC <sub>0</sub>	INTR <sub>B</sub>	INTR <sub>B</sub>
PC <sub>1</sub>	IBF <sub>B</sub>	OBF <sub>B</sub>
PC <sub>2</sub>	STB <sub>B</sub>	ACK <sub>B</sub>
PC <sub>3</sub>	INTR <sub>A</sub>	INTR <sub>A</sub>
PC <sub>4</sub>	STB <sub>A</sub>	I/O
PC <sub>5</sub>	IBF <sub>A</sub>	I/O
PC <sub>6</sub>	I/O	ACK <sub>A</sub>
PC <sub>7</sub>	I/O	OBF <sub>A</sub>

3, 4, 5 ← Control signals from C      11 ← modd ← point A \*


out ← model ← part 4 ×  
bit 3, 6, 7 zip 2

IN ← multi ← part B  
جذب ← جذب ← جذب  
كان ← out ← 0,1,2  
نفع التي ← جذب متحللاً


Veningue bit from C (out = 1)  
6, 7

29

## Mode 1 (configuration of port A)




## Timing diagram of port A (input)




31

## Timing diagram of port A (output)




32

### Mode 1 (configuration of port B)



33

## Mode 1 Strobed Output



34

## Mode 1 Strobed Output Signals

- **OBFa** (output buffer full for port A)
  - indicates that the CPU has written a byte of data into port A
  - must be connected to the STROBE of the receiving equipment
  - Goes back high again after ACKed by the peripheral.
- **ACKa** (acknowledge for port A)
  - through ACK, 8255 knows that data at port A has been picked up by the receiving device
  - 8255 then makes OBFa high to indicate that the data is old now. OBFa will not go low until the CPU writes a new byte of data to port A.
- **INTRa** (interrupt request for port A)
  - it is the rising edge of ACK that activates INTRa by making it high. INTRa is used to get the attention of the microprocessor.
  - it is important that INTRa is high only if INTEa, OBFa, ACKa are all high
  - it is reset to zero when the CPU writes a byte to port A
- The 8255 enables the monitoring the status signals INTR, OBF, and INTE for both ports A and B. This is done by reading port C into the accumulator and testing the bits. This feature allows the implementation of polling

56

35

## Mode 1 Input Ports with Handshaking Signals

- **STB**
  - When an external peripheral device provides a byte of data to an input port, it informs the 8255 through the STB pin. STB is of limited duration
- **IBF (Input Buffer Full)**
  - In response to STB, the 8255 latches into its internal register the data present at PA0-PA7 or PB0-PB7.
  - Through IBF it indicates that it has latched the data but it has not been read by the CPU yet
  - To get the attention of the CPU, IBF activates INTR
- **INTR**
  - Falling edge of RD makes INTR low
  - The RD signal from the CPU is of limited duration and when it goes high the 8255 in turn makes IBF inactive by setting it low
  - IBF in this way lets the peripheral know that the byte of data was latched by the 8255 and read into the CPU as well.
- The two flip flops INTEA and INTB are set/reset using the BSR mode. The INTEA is enabled or disabled through PC6 and INTB is enabled or disabled through PC2.

# Mode 2 Strobed Bidirectional I/O

- In this Mode Port A is A bidirectional I/O port *in both direction*
- Port C Provide the control functions for both directions
- To select this Mode D7 and D8 of the control register should be 1's (i.e. 11XXXXXX). *select mode 2*

*bidirec<sup>t</sup> & control<sup>t</sup> (D7)*  
*data line*      *if A configures in mode 2  
he needs 5 control signals*  
*3 imp, 3 out*  
*6 → interrupt  
Common case*

37

## Setup of Mode 2

Pin	MODE 2	
	GROUP A ONLY	
PA <sub>0</sub>	↔	
PA <sub>1</sub>	↔	
PA <sub>2</sub>	↔	
PA <sub>3</sub>	↔	
PA <sub>4</sub>	↔	
PA <sub>5</sub>	↔	
PA <sub>6</sub>	↔	
PA <sub>7</sub>	↔	
PB <sub>0</sub>	—	
PB <sub>1</sub>	—	
PB <sub>2</sub>	—	
PB <sub>3</sub>	—	
PB <sub>4</sub>	—	
PB <sub>5</sub>	—	
PB <sub>6</sub>	—	
PB <sub>7</sub>	—	
PC <sub>0</sub>	I/O or INTR <sub>B</sub>	
PC <sub>1</sub>	I/O or OBF <sub>B</sub> or IBF <sub>B</sub>	
PC <sub>2</sub>	I/O or ACK <sub>B</sub> or STB <sub>B</sub>	
PC <sub>3</sub>	INTR <sub>A</sub>	
PC <sub>4</sub>	STB <sub>A</sub>	
PC <sub>5</sub>	IBF <sub>A</sub>	
PC <sub>6</sub>	ACK <sub>A</sub>	
PC <sub>7</sub>	OBF <sub>A</sub>	

port B (mode D)  
*Control Signal for port A*


*Mode 0 or 1  
(port B)*

*use 3 control signals  
if B in mode 1 (0,1,2)  
in/out 1st case*


38

*out → INTR  
OBF  
Ack*      *IN → INTR  
IBF  
STB*

## Mode 2 (configuration of port A)





## Combined Modes



## Combined Modes (cont'd)


bidirectional والاتجاهين 5 control signals استخدم



41

in order to enable and disable interrupt for A or B

## Bit set/reset Mode (BSR mode)



## Example 1: BSR mode

The interrupt control flag INTEA for port A is controlled by PC6. Using the BSR mode of 8255A. What configuration code must be written to the control register to set it to enable this control flag?

**Solution:**

1. D7=0
  2. INTEA is to be set, hence, D0=1
  3. To select PC6 then D3 D2 D1=110.
  4. The remaining bits are don't care.

So...

Control register=0XXX1101 or 00001101.

43

## Example 2: BSR mode

address port A = base address      Isolated  
Assume that the 8255 is mapped to the address 0080H in the I/O space:

write to  
control  
panel

➤ Ex: Write a BSR word subroutine to set PC7 and PC3

PC7 and PC3 enable

To Set PC7 → OFH ; To set PC3 → 07H

$$\begin{array}{r} \text{enable} \\ \hline 0000\ 1111 \\ \hline 0 \qquad 7 \end{array}$$

MOV AL,0FH

OUT 83H, AL

MOV AL,07H

OUT 83h, AL } pc 3

- 83 (Address control Reg)

Note that we sent two different control words to the control register to set, respectively, PC7 and PC3.

0001111


Fig 10.21

To select one  
8255-PPI

Select جایگزینی  
 PPL جل مراجعت  
 ۰۰۰ → select. out  
 select. جلیزی  
 For First PPL  
 ۰۰۱ → select. out.  
 Second PPL جل select. out.

with PPI  
address  
mode   
select one port in  
8255-PPI

- 8255 parallel I/O ports in 8088 based Microcomputer.



3x8  
decodes ↗

I Can Connect  
one ppl  
directly to  
the microp.

If I need to use several apps I need to use decoupling to select one out of 4, 8... .

$2 \times 4$  decoder  
 $3 \times 8$  decoder

Connect to the  
I/O device  
multiple (جهاز)  
of 2  
1 AlAu öö

(A) even or odd

\* what should the value of part A in ppho?

I can connect  
2 pp1 without  
using decoder

because 8086  
has 16 bit data  
bus, split in  
2 part low  
high

Several DPDH 151  
H will decoder 151  
L will decoder 151

eight 8255-PPI  
(even address)

$$3 \times 8 = 24$$

ا) اعترف فقط بالـ  
FPA1  
pp1  
F1SF1A3  
اجي بعد المعرف



To select one  
8255-PPI

To select one  
8255-PPI

To select one  
8255-PPI

To select one  
8255-PPI  
(even address)

- 8255 parallel I/O ports in 8086 based Microcomputer.




32 or 416

### Example 1:

- What must be the address bus inputs of the circuit shown in Fig 10.21 if port C of PPI 14 is to be accessed?  
Answer:  

The circuit diagram shows a 74138 decoder with its enable input A<sub>0</sub> grounded. The address inputs A<sub>1</sub>, A<sub>0</sub>, and A<sub>2</sub> are connected to the decoder's address inputs. The decoder's outputs Q<sub>0</sub> through Q<sub>7</sub> are connected to the address bus inputs A<sub>1</sub> through A<sub>7</sub> respectively. Port C of the PPI 14 is selected by the decoder output Q<sub>3</sub>. The output of Port C is labeled as L<sub>out(7)</sub>.
  - To enable PPI 14, the decoder 74138 must be enabled and O7 must be 0 (active), G2B=0 and CBA=111.
  - A<sub>0</sub>=0 to enable decoder (74138) and A<sub>5</sub>A<sub>4</sub>A<sub>3</sub>=111
  - Port C of PPI is selected A1A0=10 or (A2A1=10 from the bus)
  - The rest of addresses are don't care



47

### Example 2:

- Assume that PPI 14 of Fig 10.21 is configured so that Port A is output and C and B are inputs. All in mode 0. Write a program that input data from ports C and B and then find the difference between C and B ( $PC - PB$ ) and then output it to port A?

## ① Config the ppi

- Answer: 10001011 [control word] = 8B C, B, A will address J1 (جذب) I should send it to ~~address register~~

  - To enable PPI 14, the decoder 74138 must be enabled and  $p_7$  must be active.  $\neg p_2 \wedge \neg p_3 \wedge \neg p_4 \wedge \neg p_5 \wedge \neg p_6 \wedge \neg p_7$

To enable PPI 14, the decoder 74138 must be enabled and  $\text{P}_7$  must be active,  $G2B=0$  and  $CBA=111$

A0=0 to enable decoder (74138) and AsA4 A3=111

Point A address = 00111000 - 38

$$\text{Port B address} = 00111010 = 3A1H$$

Port-C address = 00 111100 = 3C11  
 Even ; A0=0  
 multiple of 8

~~IN AL, 3Ah~~ : Read Port B

MEV BL/AL Scav. d'acq. PBM scav. B

Save data from port-13  
Read 2nd

IN AL 3C head part c

SuB AL, BL

OUT 384, A L

Nabha  
Portg

003E Case of the Counter  
Registers.


move AL,8B  
out 3E,AL

## register

48

# Memory-processor data transfer

7



Misaligned word


49

## Memory mapped I/O

- I/O devices can be mapped to the memory address space.
- MPU looks at the I/O port as a storage location in memory.
- In micro-computer with M-M I/O, some memory addresses are dedicated for I/O port.
  
- Advantages:
  - Instruction that affect data in memory are used for I/O instead of special I/O instruction.
  - Hence, much more instructions and addressing modes are available for I/O operation.
  - For example data transfer can be performed not only with AL and AX but also with the other internal registers.
- Disadvantages:
  - Slower operations than those specially designed for I/O
  - Part of memory space is lost.


50

# Memory-mapped I/O



51

# Memory-mapped I/O




52

## Example 1 for M-M I/O:

- Which I/O port in Fig 10.23 is selected for operation when Memory address bus contains 00402H which port and PPI?
- enable العنصر المختار لخت, مترافق مع نوع العملية التي يتم التنفيذ. address يعطى لـ select port A1, PPI وبيانات A0
- Answer:

  - Convert to binary: 00000000001000000010 نحوها للـ binary ①
  - Then, we find, A10=1 and A0=0 and IO/Mprime=0 نحوها للـ CCL, address ②  
(memory operation)
  - Now, A5A4A3=000, then PPI 0 is selected نحوها للـ CCL غير الحال
  - Moreover, A2A1=01, then Port B of PPI 0 is selected. نحوها للـ address address

non of PPI  
select      binary للـ address decoder  
                نحوها للـ address ①  
                لذم اننا نريد اذن سؤال ، اذا ما قيل سؤال بمعنى انه  
                نحوها للـ address ②



53

## Example 2 for M-M I/O:

- Write a sequence of instruction to initialize the control register of PPI 0 in Fig 10.23 so Port A is output and ports B and C are inputs, all ports in mode 0.

D7 D6 D5 D4 D3 D2 D1 D0  
1 0 0 0 1 0 1 1

- Answer:

  - Control register = 10001011 = 8BH control word to control Reg.
  - Memory address of PPI0 = 0000000001000000110 = 00406 PPI0 to control Reg.
  - Code:

DS: zero هون لحق ال DS  
                 تكون DS zero  
MOV AX, 0  
MOV DS, AX  
MOV AL, 8BH

DS: 406 ← MOV [406H], AL

MOV [406H], 8B ← OR

offset address  
ادрес تابع  
نفعه مابدعا  
جاري address  
لويانه فعنه تابع  
0+shift left ← DS  
بعد ما يجيءها ال DS

54

## Example 3 for M-M I/O:

- Assume the same configuration of Example 2. Write a sequence of instruction so that the content of B and C are ANDED then output the result to port A.

- Answer:

- Address of the ports: address port A=00400, address port B=00402, and address port C=00404.

- Code:

in private example

```
MOV AX, 0
MOV DS, AX
MOV AL, 88H
MOV [400H], AL
MOV BL, [402H]
MOV AL, [404H]
AND AL, [402H]
AND AL, BL
MOV [400H], AL
```

and بقدرك  
memory (الثانية) Reg: من الـ AL

Result

Regist 2 لازم يكون  
memory لـ ما يخرج من الـ AL

# **Microprocessor Systems**

## **Chapter 11**

**Interrupt Interface of 8088/8086 Microprocessors**

# INTERRUPT INTERFACE

- \* external device or event request a service from microprocessor
- \* Normally operation in microproc. execute main program. b  
and given attention

Interrupts provide a mechanism for quickly changing program environment.

The section of the program which the control is passed: Interrupt Service Routine,

ex: For printers it is the printer driver.

8088 and 8086 <sup>256</sup> interrupts: Can be mask by external hardware interrupt and be ignored by software interrupt

External Hardware Interrupts <sup>less priority</sup>

Nonmaskable Interrupts <sup>can't be mask by external hardware interrupt</sup>

Software Interrupts <sup>5</sup>

Internal Interrupts <sup>32 bit</sup>

Reset <sup>high priority</sup>

System defined action taken by the microprocessor

by software

Call interrupt handler or interrupt service routine

IP = instruction address

IP = interrupt vector

IP = interrupt number

Called interrupt handler or interrupt service routine

IP = interrupt number

IP = interrupt vector

we have 256 interrupt handlers

in order to serve the event.

256 interrupts are supported by 8088/8086. They are categorized into 5 Categories

System defined

IP = interrupt number


IP = interrupt vector

32 - 255 (user defined)

we have a relationship between interrupt # and start address of the handler. (chart slide)

## 8088/8086 Interrupts

- An interrupt is an external event which informs the CPU that a device needs service
- In the 8088 & 8086 there are a total of 256 interrupts (or interrupt types)
  - INT 00
  - INT 01
  - ...
  - INT FF
- When an interrupt is executed, the microprocessor automatically saves the flags register (FR), the instruction pointer (IP) and the code segment register (CS) on the stack and goes to a fixed memory location.
- In 80x86, the memory location to which an interrupt goes is always four times the value of the interrupt number
- INT 03h goes to 000Ch



in the beginning of memory at address zero we have a Table CIVT, in this Table we store the starting address of interrupt handler of each interrupt number

## Interrupt Service Routine

- For every interrupt, there must be a program associated with it
- This program is called an Interrupt Service Routine (ISR)
- It is also called an interrupt handler
- When an interrupt occurs, CPU runs the interrupt handler but where is the handler?

In the interrupt Vector Table (IVT)

INT Number	Physical Address	Contains
INT 00	00000000	IP0:CS0 2byte 2byte
INT 01	00004000	IP1:CS1 2byte 2byte
INT 02	00008000	IP2:CS2 2byte 2byte
INT FF	003FC000	IP255:CS255 2byte 2byte

Vector Table

address of INT + 2 address of CS  
 (Multiply by 4)  
 0x0 - 0  
 1x4 - 4  
 2x4 - 8  
 3x4 - 12  
 4x4 - 16  
 Total size 256 x 4 - 1K (1024) byte

(0 - 255)  
 (000 - FFF)

FFFF

FFFF

0 - 3FF

400

## Interrupt Vector Table

- Interrupt vector table consists of 256 entries each containing 4 bytes.
- Each entry contains the offset and the segment address of the interrupt vector each 2 bytes long.
- Table starts at the memory address 00000H.
- First 32 vectors are spared for various microprocessor operations.
- The rest 224 vectors are user definable.
- The lower the vector number, the higher the priority.  
serve the less number

INT 3  
INT 4

## Interrupt Vector Table

Memory Address	Table Entry	Vector Definition
1FE	CS 215	Vector 25510
3FC	IP 255	
		User Available
B2	CS 32	Vector 3210
60	IP 32	
7E	CS 31	Vector 3110
7C	IP 31	
		User Defined
18	CS 5	Vector 5
14	IP 5	
12	CS 4	Vector 4 — Overline
10	IP 4	
0E	CS 3	Vector 3 — Breakpoint
0C	IP 3	
0A	CS 2	Vector 2 — hihi
08	IP 2	
06	CS 1	Vector 1 — Single-Step
04	IP 1	
02	CS Value — Vector 0 (CS 0)	Vector 0 — Divide Error
00	IP Value — Vector 0 (IP 0)	2 Vector Pair each one and one for CS

• Contains 256 address pointers

- These pointers identify the starting location of their service routines in program memory.

Loaded to this part of memory as a system initialization or as a firmware

Vectoro - Divide Error

**2 vector** For each one four IP  
and one for CS

can now write more memory space than empty flash memory to show off updates. Lorraine's bases are spreading.

THE  
DWARF

## Example

For example: vector 50: CS and IP?

Physical Address 200 =  $(4 \times 50)$  = 200 =  $11001000 =$   
C8H


000C8 contains IP: and 000CA contains CS information

+2  $\Rightarrow$  new for CS

- INT 12h (or vector 12)
- The physical address 30h ( $4 \times 12 = 48 =$  30h)  
contains
  - 0030h and 0031h contain IP of the ISR
  - 0032h and 0033h contain CS of the ISR

## Interrupt instructions

- Interrupt enable flag IF causes external interrupts to be enabled.
- INT n initiates a vectored call of a subroutine.
- INTO instruction should be used after each arithmetic instruction where there is a possibility of an overflow.
- HLT waits for an interrupt to occur.
- WAIT waits for TEST input to go high.



any req from any External  
device will ignore

## Interrupt Instructions

Mnemonic	Meaning	Format	Operation	Flags Affected
<u>CLI</u>	Clear interrupt flag	CLI	$0 \rightarrow (\text{IF})$	<u>IF</u>
<u>STI</u>	Set interrupt flag	STI	$1 \rightarrow (\text{IF})$	<u>IF</u>
<u>INT n</u>	Type n software interrupt <small>(input any request JIwL .00011111)</small> accepts micro. JI w should execute this instruction and it's take one operand (n) interrupt vector number	INT n address	<p>In order to accept interrupt hardware request from external hardware device</p> <p><math>(\text{Flags}) \rightarrow ((\text{SP}) - 3)</math> after top of stack</p> <p><math>0 \rightarrow \text{TF}, \text{IF} \leftarrow \text{clear}</math> JI (00000000) Flags</p> <p><math>(\text{CS}) \rightarrow ((\text{SP}) - 4)</math> bush to CS</p> <p><math>(2 + 4 \cdot n) \rightarrow (\text{CS})</math></p> <p><math>(\text{IP}) \rightarrow ((\text{SP}) - 6)</math> bush to IP</p> <p><math>(4 \cdot n) \rightarrow (\text{IP})</math> point SP address JI (00000000) flags</p> <p><math>((\text{SP})) \rightarrow (\text{IP})</math> J &amp; Pop</p> <p><math>((\text{SP}) + 2) \rightarrow (\text{CS})</math></p> <p><math>((\text{SP}) + 4) \rightarrow (\text{Flags})</math></p> <p><math>((\text{SP}) + 6 \rightarrow (\text{SP})</math></p>	<u>IF, IF</u>
<u>IRET</u>	Interrupt return reverse operation of interrupt instruction	IRET	$((\text{SP})) \rightarrow (\text{IP})$ $((\text{SP}) + 2) \rightarrow (\text{CS})$ $((\text{SP}) + 4) \rightarrow (\text{Flags})$ $((\text{SP}) + 6 \rightarrow (\text{SP})$	<u>All</u>
<u>INTO</u>	Interrupt on overflow	INTO	INT 4 steps	<u>TF, IF</u>
<u>HLT</u>	Suspend operation of microprocessor <small>(stop operation of microprocessor)</small>	HLT	Wait for an <u>external</u> interrupt or reset to occur	None
<u>WAIT</u>	Wait		Wait for <u>TEST</u> input to go active	None

suspen.  
operation  
(stop operation  
of micro)  
introd. by JI

4 = n  $\rightarrow$  INTn  
halt  $\rightarrow$  interrupt  
internal JI  
interrupt 0,1,2,3,4  
JI

HLT JI  
suspen. dev.

operation  
of micro  
of micro

base on JI  
test signal (if Test = 0 (active) so, it's use wait)

0 - 31  
(0) 1, 2, 3, (4)

## The Operation of Real Mode Interrupt

1. The contents of the FLAG REGISTERS are pushed onto the stack
2. Both the interrupt (IF) and (TF) flags are cleared. This disables the INTR pin and the trap or single-step feature. (Depending on the nature of the interrupt, a programmer can unmask the INTR pin by the STI instruction)
3. The contents of the code segment register (CS) is pushed onto the stack.
4. The contents of the instruction pointer (IP) is pushed onto the stack.
5. The interrupt vector contents are fetched, and then placed into both IP and CS so that the next instruction executes at the interrupt service procedure addressed by the interrupt vector.
6. While returning from the interrupt-service routine by the instruction IRET, flags return to their state prior to the interrupt and operation restarts at the prior IP address.

- ① subb operation of main program
- ② push value into the stack flag, CS, IP
- ③ calculate new value of IP, CS  
by multiply number ~~for~~ by 4 to get address new  
IP, +2 to get CS
- ④ jump to execute interrupt handling
- ⑤ last instruction is return to pop the old value and return to execute program

INT 00 (divide error)

Final 15 min. at the most pressing

$\frac{92}{0} = \frac{A}{a}$   $\rightarrow$  DIV CL: 92/0 undefined

$$\frac{O_{\text{eff}}}{O} = \frac{\text{गुणांक}}{\text{मूल}}$$

MOV AL,92 ;  
SUB CL, CL ;  
DIV CL : 9/0 will  
; Also invoked if:  
MOV AX,0FFFh  
MOV BX,2

; Also invoked if the quotient is too large to fit into the assigned register

**Lapen** defined buffer (allocate)

**Promptdb** Division by zero attempted

Diver: PUSH DX

Mov ah,09h

Mov dx, offset prompt

int 21h

POP DX

free return to main program

and مددیا فیلم تذکرہ دیں

ویکھو کیسے امکان

انا استخدام بال بوده pop ودھب مجوہه Red دلکشا مدل Subtraction Push body دلکشا لد body store his memory

Digitized by srujanika@gmail.com

## INT 01 (Single Step)

(Trap) Trap  
نفس مدخل الى CPU  
 $\Rightarrow$  enable CPU  
enable CPU mode (will execute program instruction by iteration and show  
the output of each instruction, execute first instruction  
of program then break (INT01))

Show the output of execution of program and get return to the main program to execute the second instruction

- \* In executing a sequence of instructions, there is often a need to examine the contents of the CPU's registers and system memory.

- \* This is done by executing one instruction at a time and then inspecting the registers and memory

- \* This is called the tracing or the single stepping

- \* TF must be set (D8 of the flag register)

عندما يتم طلب وحدة الحاسوب لـ PUSHF و POPF

PUSHF

General purpose

push play Reg into stack after top of stack

الخطوة 1: push play Reg into stack

POP AX

General purpose

pop AX from stack

الخطوة 2: pop AX from stack

Toggle xor  
Read And

enable CPU

enable CPU mode

OR AX, 000000010000000B

set

set for 8 (Trap play)

الخطوة 3: set for 8

PUSH AX

General purpose

push AX into stack

الخطوة 4: push AX into stack

POPF

stack

pop Reg. off stack

الخطوة 5: pop Reg. off stack

بعد الخطوة 5: stack على CPU  
Play Reg.

## Other Interrupts

- INT 02h (NMI)
  - Intel has set aside INT 02h for the NMI interrupt
  - There is an NMI pin <sup>Pin 14</sup> on the CPU
  - If the NMI pin is activated by a H signal, the CPU jumps to 00008H to fetch the CS:IP of the ISR associated with NMI
- INT 03h (breakpoint) similar to single step
  - If OF=0 goes to 00010h to get the address of the ISR
  - Otherwise, it is equivalent to NOP
- Example: Use debug dump command to see the IVT
  - D 0000:0000 0013

## Differences between INT and CALL

⇒ same how

\* A CALL FAR instruction can jump any location within the

1 MB address range but INT nn goes to a fixed memory location in the Interrupt Vector Table to get the address of the interrupt service routine

\* A CALL FAR instruction is used by the programmer in the

sequence of instruction in the program but externally activated hardware interrupt can come at any time

\* A CALL FAR cannot be masked but INT nn in hardware can be blocked.

\* A CALL FAR saves CS:IP but INT nn saves Flags and CS:IP

\* At the end of the subroutine RET is used

whereas for Interrupt routine IRET should be the last statement

⑤

interrupt can  
happen in any  
line not like  
in Call

⑥ process off prog.  
can write any subroutine  
and store it in any  
location  
but interrupt should  
store in specific location

② call raw I should execute  
this call  
but if I have interrupt

instruction depend in  
priority (execute or ignore)  
like external interrupt  
interrupt for number 10  
the hundred times

↑ want to call  
a new. I want to exchange  
push IP

↑ IP I want to call  
push I want to change  
CS and IP


2 type of subroutine

[ → new (program -  
raw  
(programme in other  
code segment))

Connect the interrupt device  
with microprocessor 8088

# External Hardware Interrupt Interface

data line multiplex with address  
Carry data go to pins  
Manage interrupt request and send it to micro.  
to serve it.  
(Should send its number)



Minimum Mode  
Because the MAX bin to VCC  
all user define interrupt


- The interrupt circuitry must identify which of the pending interrupts has the highest priority.

- Then passes its type number to the MPU

- The MPU samples the INTR at the last clock period of each instruction execution cycle. Its active high level must be maintained.

- When recognized INTA generated.

check  
microp sample  
the value after.  
Finish IY  
لابا بعد عال  
interrupt → IF  
sugat (JZ OR)  
Program



(2) In order to request interrupt tag number and send it over data line after that micro. to remain step

Device 1, 2, 3  
↓ req  
1/1/0  
↓ goes  
Priority  
number 1 higher and

Send IFs #  
① in order to inform the interrupt cell has been accepted

when micro. reserved to interrupt request he will check the value of IF  
② if set to 1 micro accept the interrupt

the step that will help the external hardware in order to manage request in external hardware devices

① External Hw will connect directly to external Hw interrupt cell by using (Interrupt input) = 242  
The device that request service is one and the device not use any service is zero.

Active request. They will be resolved by external hardware in order to understand what of one that has higher priority

② External resolved priority of device active request.


③ after defined the higher priority it will rise to interrupt key. signal to mi

## External hardware-interrupt Interface


- Minimum mode hardware-interrupt interface:
  - 8088 samples INTR input during the last clock period of each instruction execution cycle. INTR is a level triggered input; therefore logic 1 input must be maintained there until it is sampled. Moreover, it must be removed before it is sampled next time. Otherwise, the same interrupt Service is repeated twice.
  - INTA goes to 0 in the first interrupt bus cycle to acknowledge the interrupt after it was decided to respond to the interrupt.
  - It goes to 0 again the second bus cycle too, to request for the interrupt type number from the external device.
  - The interrupt type number is read by the processor and the corresponding int. CS and IP numbers are again read from the memory.

# Maximum Mode-External hardware interrupt.

The operation is Maximum  
not general control signal




## Maximum Mode-External hardware interrupt (cont'd)



Status inputs			CPU cycle	8288 command
$\bar{S}_2$	$\bar{S}_1$	$\bar{S}_0$		
0	0	0	Interrupt acknowledge	$\overline{\text{INTA}}$
0	0	1	Read I/O port	$\overline{\text{IORC}}$
0	1	0	Write I/O port	$\overline{\text{IOWC}}, \overline{\text{AIOWC}}$
0	1	1	Halt	None
1	0	0	Instruction fetch	$\overline{\text{MRDC}}$
1	0	1	Read memory	$\overline{\text{MRDC}}$
1	1	0	Write memory	$\overline{\text{MWTC}}, \overline{\text{AMWC}}$
1	1	1	Passive	None

2 states  
can be generated

# 11.6 External Hardware-Interrupt Sequence



# External hardware-interrupt Sequence






Figure 11-9 Interrupt-acknowledge bus cycle (Reprinted by permission of Intel Corporation. Copyright/Intel Corp. 1979) interrupt send 2 acknowledge by using 2 different bus cycles

## Interrupt Sequence




- The interrupt sequence begins when external device requests service by activating one of the interrupt inputs.
- The external device evaluates the priority of this interrupt
- INTR → 1
- 80x86 checks for the INT# at the last T state of the instruction
- Check for IF before granting INTA

## Interrupt Sequence



- 80x86 initiates the INTA bus cycle. During T1 of the first bus cycle ALE is sent and bus is at Z state and stays high for the bus cycle.
- LOCK is provided in maxmode operation
- During the second interrupt acknowledge bus cycle, external circuitry gates one of the interrupts
- 20 ➤ FF onto data bus lines
- Must be valid during T3 and T4 of second bus cycle

## Interrupt Sequence



- ❖ Two word read operations are performed.
- ❖ The type number is internally multiplied by 4
- ❖ The contents in this location is fetched and loaded into IP
- ❖ Then type number \* 4 + 2 content is loaded into CS

# Interrupt Example

2 IC in order to implement a simple external hardware

D-PP and input port

8088

(In order to generate req.)

Some value, connect its 111

request address directly

INTR

D-PP in order to generate INT  
generate INT

74LS74

one 10P

Q CLK D +5V

Interrupt Request

IP

D-PP, DP input

IP ext request be enable  
INT in order to trigger

AD<sub>7</sub> - AD<sub>0</sub>

To change this we  
need to change the  
the connected of /

2Y<sub>4</sub> - 2Y<sub>1</sub> 2A4  
1Y<sub>4</sub> - 1Y<sub>1</sub> 2A3

2A2  
2A1  
1A4

= 0110000,  
AD<sub>7</sub> - AD<sub>0</sub> = 2Y<sub>4</sub> 2Y<sub>3</sub> 2Y<sub>2</sub>

1Y<sub>4</sub> 1Y<sub>3</sub> 1Y<sub>2</sub> 1Y<sub>1</sub>

IP ext request be enable  
INT in order to trigger

+5V

MN/MX

INTA

SWINGING  
Pulse input  
line to  
data bus

(a)

8 lines  
fixed number (60)

- ① Q generated INT R
- microprocessor check the IP.
- IP ext to generate INTA and CLK the DPP (must be origin)
- and enable the input part in order to switch when microprocessor sends the interrupt number, then
- quadruple like XY to get address of IP and filter new value then jump to handler when return pop value

Interrupts the microprocessor each time the interrupt request signal has a transition from 0 → 1. The corresponding interrupt number generated by the hardware in response to INTA is 60H

27

## Interrupt Example

- An interrupting device interrupts the microprocessor each time the interrupt request input has a transition from 0 to 1.
- 74LS244 creates the interrupt type number 60H as a response to INTA

- Assume:

- CS=DS=1000H

mov AX, 1000  
mov DS, AX

- SS=4000H

mov SS, 4000

IP always  $\rightarrow$  offset stored in DS

- Count (counts the number of interrupts) offset is 100H

mov BX, 0

mov DI, AX

← zero

- Interrupt-service routine code segment offset is 2000H

mov CS, 2000H

→ 2000H

mov ES, 1000H

→ 1000H

mov [ES, 1800H]

→ 1000H

enable interrupt

segment update

bx ← 1000H

segment update

bx ← 1000H

enable interrupt

- Write a main program and a service routine to count the number of positive interrupt transitions.

make memory map show all this?

CD لـ دـ  
DP ← 11, 11  
↓↓  
↓↓

# Memory organization

Main Program

Set up data  
segment, stack segment,  
and stack pointer

SRWRN

Save  
processor  
status

Govt  
borwtr

Set up the  
interrupt  
vector

Increment the  
count

push & pop  
لجعل

INTR → 2000H: 1000H  
INTR handle

Restore  
processor  
status

(c)

loop do  
nothing


jmp label

2) interrupt is  
very  
operational subset

(b)

Wait for  
interrupt

Return



# Program

; Main Program, START = 1000H:0200H

START:

```

MOV AX, 1000H ; Setup data segment at 1000H:0000H
MOV DS, AX } DS = 1000
MOV AX, 4000H } ; Setup stack segment at 4000H:0000H
MOV SS, AX } SS = 4000
MOV SP, 0500H ; TOS is at 4000H:0500H
MOV AX, 0000H } ; Segment for interrupt vector table
MOV ES, AX } IRET SW
MOV AX, 000H } ; Service routine offset
MOV [ES:180H], AX ; IPnew
MOV AX, 2000H ; CSnew
MOV [ES:182H], AX ; DSnew
STI ; Enable interrupts
HERE: .wait interrupt
JMP HERE ; ES:182H, 2000 ; Wait for interrupt
; unconditional jump (intra loop)

```

; Interrupt Service Routine, SRWRIN = 2000H:1000H

```

SRWRIN:
PUSH AX ; Save register to be used
MOV AL, [0100H] ; Get the count
INC AL ; Increment the count
DEC AL ; Count
MOV [0100H], AL ; Decimal adjust the count
POP AX ; Save the updated count
IRET ; Restore the register used
; Return from the interrupt

```

الى (d) بحدل من الـ  
hexa معايير  
AL

;(Save register to be used  
;Get the count  
;Increment the count  
;Count  
;Decimal adjust the count  
;Save the updated count  
;Restore the register used  
;Return from the interrupt

الى (d)  
hexa معايير  
AL

# 8259 Programmable Interrupt Controller

Can be programmed simultaneously

① It can support many  
device  
hol. like one  
device with 8  
slave

- The 8259 programmable interrupt controller (PIC) adds eight vectored priority encoded interrupts to the microprocessor.
- This controller can be expanded to accept up to 64 interrupt requests. This requires a master 8259 and eight 8259 slaves.
- Vector an Interrupt request anywhere in the memory map.
- Resolve eight levels of interrupt priorities in a variety of modes, such as fully nested mode, automatic rotation mode, and specific rotation mode.
- Mask each of the interrupt request individually
- Read the status of the pending interrupts, in-service interrupts and masked interrupts.


Master - slave mode

8 - 64 mode

and I can change the interrupt  
type number also I can change the  
rule to select the priority.

RR mode, interrupt, 80286 80386

# Block diagram of 82C59




# Block Diagram

82C59A (PDIP, CERDIP, SOIC)  
TOP VIEW  
28 Pin

PIN	DESCRIPTION
CS 1	
WR 2	VCC
RD 3	A0
D7 4	<u>INTA</u>
D6 5	IR7
D5 6	IR6
D4 7	IR5
D3 8	IR4
D2 9	IR3
D1 10	IR2
D0 11	IR1
CAS 0 12	CAS 2 - CAS 0
CAS 1 13	Cascade Lines
GND 14	
SPJEN 15	Slave Program Input Enable
INT 16	Interrupt Output
<u>INTA</u> 17	Interrupt Acknowledge Input
IRO 18	Interrupt Request Inputs
IRO - IR7 19	
IRO - IR7 20	
IRO - IR7 21	
IRO - IR7 22	
IRO - IR7 23	
IRO - IR7 24	
IRO - IR7 25	
IRO - IR7 26	
IRO - IR7 27	
IRO - IR7 28	

# 8259 System Bus



# 82C59A Programmable Interrupt Controller

- Block diagram of 82C59A includes 8 blocks

- 8259 is treated by the host processor as a peripheral device.
- 8259 is configured by the host processor to select functions.

- Data bus buffer and read-write logic:** are used to configure the internal registers of the chip.

when I received  
second interrupt  
I also remove  
the bit

ISR bit  
all remove  
التي تم إدخالها من قبل

handle ISR  
جبر ما يدخله إلى ISR

end of interrupt  
End of ISR

depic  
التي تم إدخالها

ISR bit  
التي تم إدخالها

remove  
التي تم إدخالها

التي تم إدخالها  
التي تم إدخالها

التي تم إدخالها

التي تم إدخالها

التي تم إدخالها

التي تم إدخالها

التي تم إدخالها

التي تم إدخالها

التي تم إدخالها

التي تم إدخالها

التي تم إدخالها

التي تم إدخالها

التي تم إدخالها

التي تم إدخالها

التي تم إدخالها

التي تم إدخالها

التي تم إدخالها

التي تم إدخالها


التي تم إدخالها

التي تم إدخالها

التي تم إدخالها

التي تم إدخالها

التي تم إدخالها



master UL cascaded UL slaves  
connect with microop.

in 2  
master  
processor  
slaver ← PIC

master  
parallel master  
serial master

UL master cascaded  
UL slaves PIC  
with interrupt  
generation

UL master cascaded  
UL slaves PIC  
with interrupt  
generation

UL master cascaded  
UL slaves PIC  
with interrupt  
generation

UL master cascaded  
UL slaves PIC  
with interrupt  
generation

UL master cascaded  
UL slaves PIC  
with interrupt  
generation

UL master cascaded  
UL slaves PIC  
with interrupt  
generation

UL master cascaded  
UL slaves PIC  
with interrupt  
generation

UL master cascaded  
UL slaves PIC  
with interrupt  
generation

UL master cascaded  
UL slaves PIC  
with interrupt  
generation

UL master cascaded  
UL slaves PIC  
with interrupt  
generation

UL master cascaded  
UL slaves PIC  
with interrupt  
generation

UL master cascaded  
UL slaves PIC  
with interrupt  
generation

UL master cascaded  
UL slaves PIC  
with interrupt  
generation

UL master cascaded  
UL slaves PIC  
with interrupt  
generation

UL master cascaded  
UL slaves PIC  
with interrupt  
generation

UL master cascaded  
UL slaves PIC  
with interrupt  
generation

UL master cascaded  
UL slaves PIC  
with interrupt  
generation

UL master cascaded  
UL slaves PIC  
with interrupt  
generation

UL master cascaded  
UL slaves PIC  
with interrupt  
generation


# 82C59A Programmable Interrupt Controller

- Control Logic INT and INTA<sup>-</sup> are used as the handshaking interface.
- INT output connects to the INT<sub>R</sub> pin of the master and is connected to a master IR pin on a slave. INTA<sup>-</sup> is sent as a reply.
- In a system with master and slaves, only the master INTA<sup>-</sup> signal is connected.  
مُركب مُركب اخري  
و مُمكن مُركب مُركب اخري  
الى كل
- Interrupt Registers and Priority Resolver: Interrupt inputs IR<sub>0</sub> to IR<sub>7</sub> can be configured as either level-sensitive or edge-triggered inputs. Edge-triggered inputs become active on 0 to 1 transitions.
  1. Interrupt request register (IRR): is used to indicate all interrupt levels requesting service.
  2. In service register (ISR): is used to store all interrupt levels which are currently being serviced.
- 3. Interrupt mask register (IMR): is used to enable or mask out the individual interrupt inputs through bits M<sub>0</sub> to M<sub>7</sub>. 0=enable, 1=masked out.
- 4. Priority resolver: This block determines the priorities of the bits set in the IRR. The highest priority is selected and strobed into the corresponding bit of the ISR during the INTA<sup>-</sup> sequence.
  - The priority resolver examines these 3 registers and determines whether INT should be sent to the MPU

# 82C59A Programmable Interrupt Controller

- **Cascade-buffer comparator:** Sends the address of the selected chip to the slaves in the master mode and decodes the status indicated by the master to find own address to respond.
- Cascade interface  $CAS_0$ - $CAS_2$  and  $SP^-/EN^-$ :
  - Cascade interface  $CAS_0$ - $CAS_2$  carry the address of the slave to be serviced.
  - $SP^-/EN^-$ 
    - $=1$  selects the chip as the master in cascade mode
    - $=0$  selects the chip as the slave in cascade mode
    - in single mode it becomes the enable output for the data transiver

## Interrupt Sequence



- 1) One or more of the INTERRUPT REQUEST lines (IR0 - IR7) are raised high, setting the corresponding IRR bit(s).
- 2) The 82C59A evaluates those requests in the priority resolver with the IMR and ISR, resolves the priority and sends an interrupt (INT) to the CPU, if appropriate.
- 3) The CPU acknowledges the INT and responds with first INTA pulse.
- 4) During this INTA pulse, the appropriate ISR bit is set and the corresponding bit in the IRR is reset (to remove request). The 82C59A does not drive the data bus during the first INTA pulse.
- 5) The 80C86/88/286 CPU will initiate a second INTA pulse. The 82C59A outputs the 8-bit pointer onto the data bus to be read by the CPU.
- 6) This completes the interrupt cycle. In the **Automatic End of Interrupt (AEOI)** mode, the ISR bit is reset at the end of the second INTA pulse. Otherwise, the ISR bit remains set until an appropriate End of Interrupt (EOI) command is issued at the end of the interrupt subroutine.

## Fully Nested Mode

(Special Fully Nested mode)


- It prioritizes the IR inputs such that IR0 has highest priority and IR7 has lowest priority
- This priority structure extends to interrupts currently in service as well as simultaneous interrupt requests
- For example, if an interrupt on IR3 is being serviced ( $IS_3 = 1$ ) and a request occurs on IR2, the controller will issue an interrupt request because IR2 has higher priority.
- But if an IR4 is received (or any interrupt higher than IR2), the controller will not issue the request
- Note however that the IR2 request will not be acknowledged unless the processor has set IF within the IR3 service routine
- In all operating modes, the IS bit corresponding to the active routine must be reset to allow other lower priority interrupts to be acknowledged
- This can be done by outputting manually a special nonspecific EOI instruction to the controller just before IRET
- Alternatively, the controller can be programmed to perform this nonspecific EOI automatically when the second INTA pulse occurs

## Interrupt Process Fully Nested Mode


Terrorism and Homeland Security

卷之三

Different subtraction (suspended)




# Initialization Sequence



- Writing ICW1, clears ISR and IRR
- Also Special Masked mode SMM in OCW3, IRR in OCW3 and EOI in OCW2 are cleared to logic 0.
- Fully Nested Mode is entered.
- ICW3 and ICW4 are optional
- It is not possible to modify just one ICW. Whole ICW sequence must be repeated

# ICW1

8 bits



What value should be written to ICW1 in order to configure the 8259 so that ICW4 needed, the system is going to use multiple 8259s and its inputs are level sensitive?

$$00011001b = 19h$$


level  
sensitive  
input  
for ICW1

ICW2

1148

Select Range of interrupt type number over Input of PIC

[C]  
[W]



What should be programmed into register ICW2 if type number output on the bus is to range from F0h to F7h      |    .    <sup>Intupt 0 → F0</sup>    "    ,    <sup>Intupt 1 → F1</sup>    "

Suppose IR6 is set to generate the value of 6E. Generate the addresses for the other interrupts.

the other interrupts.

<u>0 1101</u>	<u>1 0</u>	<u>IR7 = 6F</u>	<u>Range</u>
<u>0 1 1 0 1 0</u>	<u>0 1 0</u>	<u>IR6 = 6E</u>	
<u>0 1 1 0 1 0</u>	<u>0 1 0</u>	<u>IR5 = 6D</u>	
<u>0 1 1 0 1 0</u>	<u>0 1 0</u>	<u>IR4 = 6C</u>	
		<u>IR3 = 6B</u>	<u>1 1 0 1 1 1 0 (6E)</u>
		<u>IR2 = 6A</u>	<u>1 1 0 1 0 0 0 → 68</u>
		<u>IR1 = 69</u>	<u>IR6 also, 6F as input will</u>
		<u>IR0 = 68</u>	

162 - 89

# Content of the Interrupt Vector Byte

CONTENT OF INTERRUPT VECTOR BYTE FOR  
80C86/88/286 SYSTEM MODE

	D7	D6	D5	D4	D3	D2	D1	D0
IR7	T7	T6	T5	T4	T3	1	1	1
IR6	T7	T6	T5	T4	T3	1	1	0
IR5	T7	T6	T5	T4	T3	1	0	1
IR4	T7	T6	T5	T4	T3	1	0	0
IR3	T7	T6	T5	T4	T3	0	1	1
IR2	T7	T6	T5	T4	T3	0	1	0
IR1	T7	T6	T5	T4	T3	0	0	1
IRO	T7	T6	T5	T4	T3	0	0	0

# ICW3

use only in cascade mode

ICW3 (MASTER DEVICE)

A <sub>0</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
1	S <sub>7</sub>	S <sub>6</sub>	S <sub>5</sub>	S <sub>4</sub>	S <sub>3</sub>	S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>

1) master will connect with slave (1) not connect (0)

2) Variation

ICW3 (SLAVE DEVICE)

A <sub>0</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
1	0	0	0	0	0	0	0	0

IR input has a slave or not connected.  
IR input does not have a slave or not connected.

determine slave IP for slave PIC  
or cascade

input IP address

(MSB to MSB)  
العنوان المدخل

MSB

LSB

0	1	2	3	4	5	6	7
0	1	0	1	0	1	0	1
0	0	1	1	0	0	1	1
0	0	0	0	1	1	1	1

IR input 10 8 داده يكفت

1 → 0001  
2 → 010  
7 → 111

Q) Suppose we have two slaves connected to a master

using IRO and IRI.

A<sub>0</sub> D<sub>7</sub> D<sub>6</sub> D<sub>5</sub> D<sub>4</sub> D<sub>3</sub> D<sub>2</sub> D<sub>1</sub> D<sub>0</sub>  
1 0 0 0 0 0 0 0 1 → [0?]

A) The master is programmed with an ICW3 of 03h, ICW3 for slave 0

one slave is programmed with an ICW3 of 00h and the other with an ICW3 of 01h.


D<sub>7</sub> D<sub>6</sub> D<sub>5</sub> D<sub>4</sub> D<sub>3</sub> D<sub>2</sub> D<sub>1</sub> D<sub>0</sub>  
0 0 0 0 0 0 0 0 → [000]  
1 0 0 0 0 0 1 0 → [100]

## Master Slave Configuration


پر بیوں اور مکروہ اسے ادا کرنا ممکن نہیں

وأمهلهم لالي بزوره وهم لا ينكرون فهم لا ينكران

### Connection of class and method



# Master Slave Configuration




- ① slave processes priority of input Reg and generates INT for every slave with higher priority active
- ✓ When slave signals the master that an interrupt is active the master determines whether or not its priority is higher than that of any already active interrupt.

✓ If the new interrupt is of higher priority the master controller switches INTR to slave 2 pin winner. higher 3 master number slave 1 will be ignored in order to prevent interrupt number changing

ملاحظات من 2  
٥١٥

- ② master processes INT to slave 1 general INT output to PIC from the master. Inform PIC about new interrupt number. In order to prevent interrupt number changing
- ✓ If the new interrupt is of higher priority the master controller switches INTR to slave 2 pin winner. higher 3 master number slave 1 will be ignored in order to prevent interrupt number changing


# Master Slave Configuration



✓ This signal MPU that external device needs to be serviced. If IF is set. As the first INTA is sent out the master is signaled to output the 3 bit cascade code of the slave device whose whose interrupt request is being acknowledged on the CAS bus. All slaves read this code and compare internally.

✓ The slave corresponding to the code is signaled to output the type number of its highest priority active interrupt on the data bus during the second INTA cycle.

## Example Master-Slave



- ✓ Any requests on interrupt lines INT7 through INT14 will cause IR6 to be activated on the MASTER.
- ✓ The MASTER will then examine the bit 6 in its ICW3 to see if it is set.
- ✓ If so it will output the cascade number of the SLAVE on CAS0 through CAS2.
- ✓ These cascade bits are received by the SLAVE device which examines its ICW3 to see if there is a match..
- ✓ The programmer must have programmed 110 into the SLAVE'S ICW3. If there is a match between the cascade number and ICW3, the SLAVE device will output the appropriate vector number during the second INTA pulse.

# ICW4


8 bit

ICW4

ICW4							
A <sub>0</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>
1	0	0	0	0	SFNM	BUF	MS

AEOI mode requires no

commands. During the second INTA the ISR bit is reset. The major drawback with this mode is that the ISR doesn't have info on which IR is served. Thus, any IR with any priority can now trigger service routine.



**BUF** When I selects buffer mode. The SP/EN pin becomes an output for the data buffers.

When 0, the SP/EN pin becomes the input for the (MASTER/SLAVE) functionality

Used to set the function of the 8259 when it is in the slave mode at the 8259 will function as the MASTER.  
Integrated with function as Slave.

## OCW1 - OCW2

OCW1 is used to access the contents of the INR. A READ operation can be performed to the INR to determine the present setting of the mask. Write operations can be performed to mask or unmask certain bits.

OCW1

A <sub>0</sub>	D <sub>7</sub>	D <sub>5</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
1	M <sub>7</sub>	M <sub>6</sub>	M <sub>5</sub>	M <sub>4</sub>	M <sub>3</sub>	M <sub>2</sub>	M <sub>1</sub>	M <sub>0</sub>

Interrupt Mask  
1 = Mask set  
0 = Mask reset

طابع اولی  
يكونا  
in order  
لابد  
ما يرجى

OCW2

A <sub>0</sub>	D <sub>7</sub>	D <sub>5</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
0	R	SI	EOI	0	0	L <sub>2</sub>	L <sub>1</sub>	L <sub>0</sub>

IR LEVEL TO BE ACTED UPON

تمكنا الشابتر محفوظ

0	1	2	3	4	5	6	?
0	1	0	1	0	1	0	1
0	0	1	0	0	1	1	
0	0	0	0	1	1	1	
0	0	0	0	0	1	1	

Interrupt Mask  
1 = Mask set  
0 = Mask reset

تمكنا الشابتر محفوظ

Non-specific EOI command

Specific EOI command

Rotate in non-specific EOI mode (set)

Rotate in automatic EOI mode (reset)

Rotate in automatic EOI mode (reset)

Rotate on specific EOI command

Set priority command

No operation

End of interrupt

Automatic rotation

+ Specific rotation

+ L<sub>0</sub>-L<sub>2</sub> are used

Controller will not confuse OCW2 with ICW1 since D<sub>4</sub> = 1