



# انظمة معالجة دقيقة

د. اسلام ملكاوي

للطالبة المبدعة  
فلسطين حمدان

إرادة - ثقة - تغيير

31) HOLD, 32) HOLD: Two signal support direct memory access interface (external device want to access directly in main memory without going through microprocessor)

any external device want to read or write from memory, so it should take data from microprocessor

External device ask to permission access (direct memory address) directly from main memory

HOLD input (data bus)

HOLD hold address (replay)

28) determine type of communication with memory or with I/O

27) data transmit receive determine direction of data (transmitted outside the microprocessor or receive it in microprocessor)

data bus by directional output input

26) data enable → multiplex line between address and data → carry direct data information

Key can perform two tasks → give multiplex or operation either carry address information or word data

control signal DEN, ALE, DEN, ALE

18) INTR, 17) NMI, 23) test } control signal belongs to interrupt interface

21) reset (micro, printer, ...)

18) External device is request an interrupt from microprocessor

17) Nonmaskable (cant be mask by interrupt request), 24) interrupt

20) suspend of microprocessor operation and waiting to receive interrupt request

21) reset (micro) restart to initial

22) Ready: order to inform microprocessor mean ready to complete operation

(19) CLK : Connected with clk signal (Pulses) determine speed of microprocessor  
 other IC ← called clk generator

كل ما زاد الـ Frequency الـ speed الـ microprocessor  
 (5MHz)

active in MAX mode operation  
 use functionality between in barstis ( )  
 use functionality inside Pin

Hold ← min (3) → Max number zero  
 (RD, GTD) ← MAX

status ← MAX 24-28  
 Common  
 write min ← 29  
 lock MAX

slide (2)

20 bin support for address bus because the size of main memory 1M

First 8 address/Data input, output  
 next 8 single address ⇒ output  
 Pin 4 multiplexed with status

ALE → enable address bus  
 carry valid ← data الـ  
 address information 20 bit  
 H ← or not

(Enable data) bus  
 multiplex line ← b ← DEU  
 between carry valid data information

SSO → System Status Output  
 I/O/H → determine type of communication (input, Memory)  
 Code or normal data

DT/R → determine direction of data within transimite outside microprocessor or receive inside microprocessor  
 output or input of transimite receive  
 direction of data bus (bidirectional)

RD, WR: read data or write data  
 Ready: give start information of external device with to complete operation or wait (busy)

**CPE 408330**  
**Assembly Language and**  
**Microprocessors**

**Chapter 8: THE 8088 AND 8086**  
**MICROPROCESSORS AND THEIR**  
**MEMORY AND INPUT/OUTPUT**  
**INTERFACES**

[Computer Engineering Department,  
Hashemite University, © 2008]

**Lecture Outline**

- ▶ 8.1 The 8088 and 8086 Microprocessors
- ▶ 8.2 Minimum-Mode and Maximum-Mode System
- ▶ 8.3 Minimum-Mode Interface
- ▶ 8.4 Maximum-Mode Interface
- ▶ 8.5 Electrical Characteristics
- ▶ 8.6 System Clock
- ▶ 8.7 Bus Cycle and Time States
- ▶ 8.8 Hardware Organization of the Memory Address Space

# Lecture Outline

- ▶ 8.9 Memory Bus Status Codes
- ▶ 8.10 Memory Control Signals
- ▶ 8.11 Read and Write Bus Cycles
- ▶ 8.12 Memory Interface Circuits
- ▶ 8.13 Programmable Logic Arrays
- ▶ 8.14 Types of Input/Output
- ▶ 8.15 An Isolated Input/Output Interface
- ▶ 8.16 Input/Output Data Transfer
- ▶ 8.17 Input/Output Instructions
- ▶ 8.18 Input/Output Bus Cycles

## *8.1 The 8088 and 8086 Microprocessors*

- The 8086, announced in 1978, was the first 16-bit microprocessor introduced by Intel Corporation.
- 8086 and 8088 are internally 16-bit MPU. However, externally the 8086 has a 16-bit data bus and the 8088 has an 8-bit data bus.

## 8.1 The 8088 and 8086 Microprocessors

- 8086 and 8088 both have the ability to address up to 1 Mbyte of memory and 64K of input/output port.
- The 8088 and 8086 are both manufactured using *high-performance metal-oxide semiconductor (HMOS) technology*.
- The 8088 and 8086 are housed in a 40-pin dual inline package and many pins have multiple functions.


## 8.1 The 8088 and 8086 Microprocessors

- **CMOS, Complementary Metal-Oxide-Semiconductor**, is a major class of integrated circuits used in chips such as microprocessors, microcontrollers, static RAM, digital logic circuits, and analog circuits such as image sensors.
- Two important characteristics of CMOS devices are high noise immunity and low static power supply drain. Significant power is only drawn when its transistors are switching between on and off states; consequently, CMOS devices do not produce as much heat as other forms of logic such as TTL. CMOS also allows a high density of logic functions on a chip.

Minimum my System Contain One Single microprocessor  
 Maximum my System Contain Multiple signal microprocessor (showing global recourses)  
 and each microprocessor have local recource (Register, Cash) data bus, main memory

## 8.1 The 8088 and 8086 Microprocessors

- Pin functions
- Most pins are independent and serve a single function
- Examples:  
 CLK—clock  
 INTR—interrupt request  
 READY—bus ready
- Some multi-functions pins—different times/different mode
- Examples:  
 AD<sub>0</sub>–AD<sub>15</sub>—multiplexed address/data lines at different times  
 A<sub>16</sub>/S<sub>3</sub>—multiplexed address and status line at different times  
 IO/M\* or S<sub>2</sub>\* Control line in one mode or bus



① 16 bit multiplexed Pin layout of the 8086 and 8088 microprocessor between address and data  
 16 bit (Host bus)  
 ② 8 bit multiplexed between address and data  
 8 bit (data bus)

## 8.2 Minimum-Mode and Maximum-Mode Systems

- ☒ The 8086 and 8088 microprocessors can be configured to work in either of two modes:
  - ☒ The minimum mode - MN/MX' = 1
  - ☒ The maximum mode - MN/MX' = 0
- ☒ The mode selection feature lets the 8088 or 8086 better meet the needs of a wide variety of system requirement.
  - ☐ Minimum mode 8088/8086 systems are typically smaller and contain a single processor.
  - ☐ Depending on the mode of operation selected, the assignment for a number of the pins on the microprocessor package are changed.

## 8.2 Minimum-Mode and Maximum-Mode Systems

*in Min and Max*

Common signals		
Name	Function	Type
AD7-AD0	Address/data bus	Bidirectional, 3-state
A15-A8	Address bus	Output, 3-state
A19/S6-A16/S3	Address/status	Output, 3-state
MN/MX	Minimum/maximum Mode control	Input
$\overline{RD}$	Read control	Output, 3-state
$\overline{TEST}$	Wait on test control	Input
READY	Wait state control	Input
RESET	System reset	Input
$\overline{NMI}$	Nonmaskable Interrupt request	Input
$\overline{INTR}$	Interrupt request	Input
CLK	System clock	Input
$V_{cc}$	+5 V	
GND	Ground	

- 8088 signals/pins categorized as
  - Common—same function both modes  
Examples: Pin 9 (AD<sub>7</sub>)– pin 16 (AD<sub>0</sub>)
  - Minimum Mode—special minimum mode operations  
Examples: pins 26–28 are DEN\*, DT/R\*, and IO/M\*
  - Maximum Mode—special maximum mode operations  
Example: pins 26–28 are S<sub>0</sub>\*, S<sub>1</sub>\*, and S<sub>2</sub>\*

(a) Signals common to both minimum and maximum mode

HU, Jordan

9

## 8.2 Minimum-Mode and Maximum-Mode Systems

Minimum mode signals (MN/MX = V <sub>CC</sub> )		
Name	Function	Type
HOLD	Hold request	Input
HLDA	Hold acknowledge	Output
$\overline{WR}$	Write control	Output, 3-state
IO/ $\overline{M}$	IO/memory control	Output, 3-state
DT/ $\overline{R}$	Data transmit/receive	Output, 3-state
$\overline{DEN}$	Data enable	Output, 3-state
$\overline{SSO}$	Status line	Output, 3-state
ALE	Address latch enable	Output
$\overline{INTA}$	Interrupt acknowledge	Output

(b)

Maximum mode signals (MN/MX = GND)		
Name	Function	Type
$\overline{RD}/\overline{GT1}, \overline{O}$	Request/grant bus access control	Bidirectional
$\overline{LOCK}$	Bus priority lock control	Output, 3-state
$\overline{S2}-\overline{S0}$	Bus cycle status	Output, 3-state
QS1, QS0	Instruction queue status	Output

(c)

(b) Unique minimum-mode signals (c) Unique maximum-mode signals

HU, Jordan

10



# 8.2 Minimum-Mode and Maximum-Mode Systems

## EXAMPLE

Which pins provide different signal functions in the minimum-mode 8088 and minimum-mode 8086?

① # of multiplex line between address and data

## Solution:

8086/16  
8088/8

(a) Pins 2 through 8 on the 8088 are address lines  $A_{14}$  through  $A_8$ , but on the 8086 they are address/data lines  $AD_{14}$  through  $AD_8$ .


(b) Pin 28 on the 8088 is  $IO/M'$  output and on the 8086 it is the  $M/IO'$  output.

(c) Pin 34 of the 8088 is the  $SSO'$  output, and on the 8086 this pin supplies the  $BHE'/S_7$ .

② Control Bank high enable in 8086 in order to enable high part in data bus and high bank in memory,   
 ③ Central signal Memory/IO 8086   
 memory/IO 8088


# 8.3 Minimum-Mode Interface

Block diagram



Block diagram of the minimum-mode 8088 MPU

## 8.3 Minimum-Mode Interface-Differences



Block diagram of the minimum-mode 8086 MPU

- Data bus
  - 16-bit wide
  - D<sub>15</sub>-D<sub>0</sub>
  - Multiplexed with A<sub>15</sub> through A<sub>0</sub>
  - Allows 3 types of data transfers
    - Word—over D<sub>15</sub>-D<sub>0</sub>
    - Low byte—over D<sub>7</sub>-D<sub>0</sub>
    - High byte—over D<sub>15</sub>-D<sub>8</sub>
- Memory/IO Controls
  - SS0\* → BHE\* (bank high enable)
  - Used to signal external circuitry whether or not a byte transfer is taking place over the upper 8 data bus lines
  - A<sub>0</sub> now does the same for a byte transfer over the lower 8 data bus line

HU, Jordan

13

## 8.3 Minimum-Mode Interface

- The minimum-mode signals can be divided into the following basic groups:
- 1 Address/Data bus
  - 2 Status signals
  - 3 Control signals
  - 4 Interrupt signals
  - 5 DMA interface signals

HU, Jordan

14

# 8.3 Minimum-Mode

## □ Address/Data bus

- The address bus is used to carry address information to the memory and I/O ports.
- The address bus is <sup>in 8086-8088</sup> 20-bit long and consists of signal lines A<sub>0</sub> through A<sub>19</sub>.
- A 20-bit address gives the 8088 a 1 MByte memory address space.
- Only address line A<sub>0</sub> through A<sub>15</sub> are used when addressing I/O. This give an I/O address space of 64 Kbytes.  $\log_2 \frac{64K}{10} = 16$
- The 8088 has 8 multiplexed address/data bus lines (A<sub>0</sub>~A<sub>7</sub>) while 8086 has 16 multiplexed address/data bus lines (A<sub>0</sub>~A<sub>15</sub>).

main memory اذا يدعى ان يستخدم 20


اذا يدعى I/O multiplexed اول 8 من ال 20

88  
المultiplex ← 16 bits with data status ← 4 bits

# 8.3 Minimum-Mode Interface

## □ Status signals

- The four most significant address, A<sub>19</sub> through A<sub>16</sub> are multiplexed with status signal S<sub>6</sub> through S<sub>3</sub>.
- Bits S<sub>4</sub> and S<sub>3</sub> together form a 2-bit binary code that identifies which of the internal segment registers was used to generate the physical address. S<sub>5</sub> is the logic level of the internal interrupt flag. S<sub>6</sub> is always at the 0 logic level.



بالاسمى كذا ال logical ال ال logical ال physical ال  
segment base address offset  
store 20 bit  
size 16  
shift base + offset = physical

S <sub>4</sub>	S <sub>3</sub>	Address Status
0	0	Alternate (relative to the ES segment)
0	1	Stack (relative to the SS segment)
1	0	Code/None (relative to the CS segment or a default of zero)
1	1	Data (relative to the DS segment)

↳ indicate which segment register I use to generate physical address

enable interrupt from external device  
I flag and and I flag register (one bit)  
0 → request external I/O (ignores)

## 8.3 Minimum-Mode Interface

### □ Control signals

معلومات حسب نوع  
interface UI

□ The *control signals* are provided to support the memory and I/O interfaces of the 8088 and 8086.

- ✓ ALE - Address Latch Enable
  - IO/M' - IO/Memory (8088) memory interface L
  - M/IO' - Memory/IO (8086) memory interface H
  - DT/R' - Data Transmit/Receive (8088/8086)
  - SSO' - System Status Output (8088) just
  - BHE' - Bank High Enable (8086) just
  - RD' - Read (8088/8086)
  - WR' - Write (8088/8086) just 16
  - ✓ DEN' - Data Enable (8088/8086) data bus
  - READY - Ready (8088/8086)  
input complete  
byte

## 8.3 Minimum-Mode Interface

### □ <sup>subend</sup> Interrupt signals

□ The *interrupt signals* can be used by an external device to signal that it needs to be serviced.

- INTR' - Interrupt Request
- INTA' - Interrupt Acknowledge
- TEST' - Test (can be use to synchronize MPU)
- NMI - Nonmaskable Interrupt
- RESET - Reset (hardware reset of the MPU)

## 8.3 Minimum-Mode Interface

- DMA interface signals
  - When an external device wants to take control of the system bus, it signals this fact to the MPU by switching HOLD to the 1 logic level.
  - When in the hold state, signal lines AD<sub>0</sub> through AD<sub>7</sub>, A<sub>8</sub> through A<sub>15</sub>, A<sub>16</sub>/S<sub>3</sub> through A<sub>19</sub>/S<sub>6</sub>, SSO', IO/M', DT/R', RD', WR', DEN', and INTR are all put into high-Z state.
  - The 8088 signals external devices that the signal lines are in the high-Z state by switching its HLDA output to the 1 logic level.

High impedance value not belong to low range or high range  
 H → 5  
 L → 0  
 Z → 2 80

اذا ما بعد بعضه  
 0 = HLDA

External device  
 HU, Jordan

## 8.4 Maximum-Mode Interface

multiple microprocessor

- The maximum-mode configuration is mainly used for implementing a multiprocessor/coprocessor system environment.

local resources of microprocessor

- Global resources and local resources sharing among processor
- In the maximum-mode, facilities are provided for implementing allocation of global resources and passing bus control to other microprocessors sharing the system bus.


# 8.4 Maximum-Mode Interface

8288 bus controller:

- Maximum-mode configuration
  - MN/MX\* pin = 0 → GND
  - Most memory, IO, and interrupt interface outputs produced by an external 8288 bus controller

microprocessor not generate control signal by itself, it will generate status signal (code) use in controller will be input, base in the value of it one or two command will be generate 3 control processor

in minimum the microprocessor generate all control signals




Bus Controller: manage access global resources among microprocessor in the maximum mode operation

only in MAX provide status information and data information about instruction queue case  
 microprocessor generate address single  
 request ground 0,1 access local because  
 place store instruction temporary waiting for execution by microprocessor  
 access other U lock  
 HU, Jordan 21

# 8.4 Maximum-Mode Interface

8288 bus controller:

- Differences from 8088 Maximum mode interface
  - 16-bit multiplexed data bus
  - BHE\* output



8086 maximum-mode block diagram

SS0, M/IO  
 Command

## 8.4 Maximum-Mode Interface

- 8288 bus controller
  - In the maximum-mode, 8088/8086 outputs a status code on three signal line,  $S_0, S_1, S_2$ , prior to the initialization of each bus cycle.
  - The 3-bit bus status code identifies which type of bus cycle is to follow and are input to the external bus controller device, 8288.
  - The 8288 produces one or two command signals for each bus cycle.

## 8.4 Maximum-Mode Interface


- 8288 bus controller:

Status Inputs			CPU Cycle	8288 Command
$\overline{S_2}$	$\overline{S_1}$	$\overline{S_0}$		
0	0	0	Interrupt Acknowledge	$\overline{INTA}$
0	0	1	Read I/O Port	$\overline{IORC}$
0	1	0	Write I/O Port	$\overline{IOWC}, \overline{AIOWC}$
0	1	1	Halt	None
1	0	0	Instruction Fetch	$\overline{MRDC}$
1	0	1	Read Memory	$\overline{MRDC}$
1	1	0	Write Memory	$\overline{MWTC}, \overline{AMWC}$
1	1	1	Passive	None

Bus status code

## 8.4 Maximum-Mode Interface

- 8288 bus controller connection
  - Inputs are codes from the 3-bit bus status lines  $S_2 \cdot S_1 \cdot S_0$  = bus status code
  - Outputs produced by 8288 instead of 8088
    - Based on bus status code  $\rightarrow$  active 0
    - MRDC\* = Memory read command
    - MWTC\* = Memory write command
    - AMWC\* = Advanced memory write command
    - IORC\* = I/O read command
    - IOWC\* = I/O write command
    - AIOWC\* = advanced I/O write command
  - Produced for all bus cycles
    - ALE = Address latch enable
    - DT/R\* = Data transmit/receive
    - DEN = Data enable (complement) *Active High*
    - INTA\* = Interrupt acknowledge



Block diagram of 8288

HU, Jordan

25

## 8.4 Maximum-Mode Interface

- Lock signal
  - The lock signal (LOCK') is meant to be output (logic 0) whenever the processor wants to lock out the other processor from using the bus.
- Local bus control signals
  - The request/grant signals (RQ'/GT'<sub>0</sub>, RQ'/GT'<sub>1</sub>) <sup>use</sup> provide a prioritized <sup>access</sup> bus access mechanism for accessing the local bus.

HU, Jordan

26



## 8.4 Maximum-Mode Interface

### □ Queue status signals

- The 2-bit queue status code  $QS_0$  and  $QS_1$  tells the external circuitry what type of information was removed from the queue during the previous clock cycle.

know the status of queue

QS1	QS0	Queue Status
0 (low)	0	No Operation. During the last clock cycle, nothing was taken from the queue. <i>no data, microprocessor not do anything</i>
0	1	<i>First</i> First Byte. The byte taken from the queue was the first byte of the instruction.
1 (high)	0	Queue Empty. The queue has been reinitialized as a result of the execution of a transfer instruction.
1	1	<i>Second, third</i> Subsequent Byte. The byte taken from the queue was a subsequent byte of the instruction.

Queue status code

## 8.4 Maximum-Mode Interface

### ▶ EXAMPLE

If the bus status code  $S'_2S'_1S'_0$  equals 101, what type of bus activity is taking place? Which command output is produced by the 8288?

### ▶ Solution:

Looking at the bus status table, we see that bus status code 101 identifies a read memory bus cycle and causes the MRDC' output of the bus controller to switch to logic 0.

## 8.5 Electrical Characteristics

- Power is applied between pin 40 ( $V_{CC}$ ) and pins 1 ( $GND$ ) and 20 ( $GND$ ) (pin 1 and 20 are connected together).
- The nominal value of  $V_{CC}$  is specified as +5V dc with a tolerance of  $\pm 10\%$  (4.5V~5.5V will work <sup>normal</sup> correctly)   
 الحيز او اقل ما ح يشغل منح
- Both 8088 and 8086 draw a maximum of 340mA from the supply. <sup>low (-0.5 - 0.8)</sup>

Symbol	Meaning	Minimum	Maximum	Test condition
$V_{IL}$	Input low voltage	-0.5 V	+0.8 V	
$V_{IH}$	Input high voltage	+2.0 V	$V_{CC} + 0.5 V$	
$V_{OL}$	Output low voltage		+0.45 V	$I_{OL} = 2.0mA$
$V_{OH}$	Output high voltage	+2.4 V		$I_{OH} = -400 \mu A$


(2 - 5.5) <sup>H</sup>

1V  $\rightarrow$  high-Z  
 دعت ال low ال high

min

29


## 8.6 System Clock

clock signal 

- The time base for synchronization of the internal and external operations of the microprocessor in a microcomputer system is provided by the clock (CLK) input signal.
- 8088 is available in two speeds. The standard 8088 operates at 5 MHz and the 8088-2 operates at 8 MHz.   
<sup>Freq. of microprocessor clk signal</sup>
- The 8086 is manufactured in three speeds: 5-MHz 8086, 8-MHz 8086-2, and the 10-MHz 8086-1.   
<sup>modul</sup>
- The CLK is externally generated by the 8284 clock generator and driver IC.


# 8.6 System Clock

## Block diagram of the 8284 clock generator




# 8.6 System Clock

## Connecting the 8284 to the 8088



## 8.6 System Clock

- CLK waveform
  - The signal is specified at Metal Oxide Semiconductor (MOS)-compatible voltage level (rather than TTL)
  - The period of the 5-MHz 8088 can range from 200 ns to 500 ns, and the maximum rise and fall times of its edges equal 10 ns.




HU, Jordan

33

## 8.6 System Clock

- PCLK and OSC signals
  - The peripheral clock (PCLK) and oscillator clock (OSC) signals are provided to drive peripheral ICs.
  - The clock output at PCLK is half the frequency of CLK. The OSC output is at the crystal frequency which is three times of CLK.



HU, Jordan

34

# 8.6 System Clock

Standard 5 // 5 ميجاهرتز  
 Version 1 8 // 8 ميجاهرتز  
 Version 7 10 // 10 ميجاهرتز

## EXAMPLE

If the CLK input of an 8086 MPU is to be driven by a 9-MHz signal, what speed version of the 8086 must be used and what frequency crystal must be attached to the 8284

## Solution:

The 8086-1 is the version of the 8086 that can be run at 9-MHz. To create the 9-MHz clock, a 27-MHz crystal must be used on the 8284.

measur of time

## 8.7 Bus Cycle and Time States

Time need to perform basic operation


time minimum need to complet basic operation

- A bus cycle defines the basic operation that a microprocessor performs to communicate with external devices.
- Examples of bus cycles are the memory read, memory write, input/output read, and input/output write. [basic operation]
- The bus cycle of the 8088 and 8086 microprocessors consists of at least four clock periods. low and high
- If no bus cycles are required, the microprocessor performs what are known as idle states.
- When READY is held at the 0 level, wait states are inserted between states T3 and T4 of the bus cycle.

- For write cycle, at T1 the address is prepared, data is ready at T2 and maintained during T3 and T4.
- For read cycle, at T1 the address is prepared, at T2 the bus is at Z state, and the data is ready at T3 and maintained at T4.

ul also bus cycle need 4 clock periods


1 is cycle read ul  
 micro ul wal  
 (read ul wal)  
 microproc



# 8.7 Bus Cycle and Time States

- Multiplexed address/data transfer operation
  - Address output during T1
  - Bus lines in high-Z state in T2
  - Data transfer takes place during states T3 and T4


normal state



# 8.7 Bus Cycle and Time States

- ②. Bus cycle with idle <sup>minimum</sup> not access (not doing any operation)
- If no bus activity is necessary, microprocessor inserts idle states between bus cycles like Labas full instruction queue
  - Identified as T1
  - May be due to the fact that the instruction queue is already full so no instructions need to be fetched or doing processor, access to memory

- ③. Bus cycle with wait states
- If the memory or I/O device is not able to respond in the duration of a bus cycle (500ns @8MHz) (slow I/O and memory), it must make READY=0 during T3 to extend the bus cycle wait: Insert more clock period more than one period
  - Wait states ( $T_w$ ) are inserted to extend the bus cycle until READY returns to 1



Bus cycle with idle state, and wait state

extend bus Tw  
 1 حد ما لاجين  
 Check  
 1 كسب 1  
 2 كسب 2  
 38

# 8.7 Bus Cycle and Time States

## EXAMPLE

What is the duration of the bus cycle in the 8088-based microcomputer if the clock is 8 MHz and the two wait states are inserted.

Solution:  $4 \text{ min} + 2 \text{ wait} = 6$


duration of one clock period =  $\frac{1}{f} = \frac{1}{8 \text{ MHz}} = 125 \text{ ns}$

The duration of the bus cycle in an 8 MHz system is given by

$t_{\text{cyc}} = 500 \text{ ns} + N \times 125 \text{ ns}$

In this expression the N stands for the number of wait states. For a bus cycle with two wait states, we get

$t_{\text{cyc}} = 500 \text{ ns} + 2 \times 125 \text{ ns} = 500 \text{ ns} + 250 \text{ ns} = 750 \text{ ns}$




# 8.8 Hardware Organization of the Memory Address Space

8088 memory hardware is organized as a single byte-wide memory bank

- Size—1M X 8 bits
- Physical address range—0H-FFFFFH
- Address/data bus de-multiplexed in external hardware
- Input: 20-bit address bus—A<sub>19</sub> through A<sub>0</sub>
- Input/output: 8-bit data bus—D<sub>7</sub> Through D<sub>0</sub>

Size main memory 1M  
 resid in one bank, each bank store 8 bit  
 1M



The location I access I read data using data bus (8 bit) 8 bit via external microp. 1Mx8 memory bank of the 8088

2 basic operation if I access word


Memory size =  $2^{\text{number of address lines}}$   
 $\rightarrow 1\text{M} = 2^{20}$  (needs 20 address line)

if I want to access any location I use 20 bit. because # of location 1M

# 8.8 Hardware Organization of the Memory Address Space

First location in high bank is address 1  
 " " " low " " " 0

world 1 → misaligned 2  
 world 2 → aligned 1  
 size main memory 1M  
 location in two bank




- 8086 memory hardware is organized as a two byte-wide memory bank
  - Bank size—512K X 8 bits
  - Low-bank holds even addressed bytes—0H through FFFF0H
  - High-bank holds odd addressed bytes—1H through FFFF1H
  - Address/data bus demultiplexed in external hardware
  - Input:
    - 20-bit+ address bus—A19 through A0, and BHE\*
    - A1-A19 = selects storage location
    - A0 = 0 enables low bank, 1 = disactive
    - BHE\* = 0 enables high bank
  - Input/Output:
    - 16-bit data bus—D15 Through D0
    - D7-D0 → even addressed byte accesses
    - D15-D8 → odd addressed byte
- 2 location have the same address  
 each bank has half the memory

# 8.8 Hardware Organization of the Memory Address Space

high part connect with high bank  
 low part connect with low bank

A0 → low part of data bus  
 BHE\* → high part of data bus



- Byte access bus cycle
  - MPU applies address of storage location to be accessed over address lines A19-A0
  - A19—most significant bit
  - A0—least significant bit
  - Byte of data written into or read from address X transferred over data lines D0 through D7
  - D7—most significant bit
  - D0—least significant bit
  - Byte access takes a minimum of one bus cycle of duration
  - @5MHz—800ns
  - @8MHz—500ns
- one bus cycle = 1/5 x 10<sup>6</sup> = 200ns  
 one bus cycle = 1/8 x 10<sup>6</sup> = 125ns

Byte transfer by the 8088


How many bus cycle I need to access one byte of data from the memory of microprocessor?  
 8088? I need only one bus cycle 1 bus cycle (1 clock period)

time needed to finish operation



## 8.8 Hardware Organization of the Memory Address Space

1 word = 2 byte with different address, address byte 0 different from address byte 1 because in 8088 in the same bank  
 2 byte → 2 different address



- Word access bus cycles 2 byte
  - MPU must access two consecutive storage locations in memory—X and X+1
  - Requires two bus cycles
  - Address X accessed during cycle 1
  - Address X+1 accessed during cycle 2
  - Word access duration is a minimum of two bus cycle
- Calculations:  
 @5MHz —  $2 \times 800\text{ns} = 1600\text{ns}$   
 @8MHz —  $2 \times 500\text{ns} = 1000\text{ns}$


Handwritten calculations:  
 $\frac{2}{5\text{MHz}} \times 8 = 1600\text{ns}$   
 $\frac{2}{8\text{MHz}} \times 4 = 1000\text{ns}$

## 8.8 Hardware Organization of the Memory Address Space


- Low bank byte access bus cycle
    - MPU applies even address X to both banks over address lines A19-A0
    - MPU enables just the low bank BHE\*A0 = 10 → enables low bank
    - Byte of data written into or read from address X transferred over data lines D0 through D7
  - High bank access bus cycle differences
    - Odd address X+1 applied to both banks
    - High bank enabled BHE\*A0 = 01 → enable high bank
    - Byte-wide data transfer takes place over data line D8 through D15
  - Word access bus cycle differences
    - Even word address X applied to both banks
    - MPU enables both banks BHE\*A0 = 00 → enable low and high bank
    - Word-wide data transfer takes place over D0 through D15
    - All accesses takes a minimum of one bus cycle of duration
- Calculations:  
 @5MHz — 800ns  
 @8MHz — 500ns

# 8.8 Hardware Organization of the Memory Address Space


(A) I want to access one ~~bank~~ byte from low bank of microprocessor 8086  
 ⇒ one bus cycle



(B) I want to access one byte of data from high bank of memory in microproc. 8086  
 ⇒ one bus cycle



(C) I want to access one word of data from memory in 8086 (aligned)  
 same address ⇒ one bus cycle



\* Same performance to access one byte in 8088 and 8086

aligned (X, X+1) even address first byte at even address and second part at odd address

(a) Even address byte (b) Odd address byte transfer by the 8086  
 (c) Even address word transfer


(X+1, X+2) in different line (odd address)

8086 & 8088

misaligned or misaligned

\* in 8088 → odd & even 15 bits → 2 bus cycle (misaligned) access word

# 8.8 Hardware Organization of the Memory Address Space



Misaligned-word access bus cycles  
 • Word starting at address X+1 is misaligned (different)  
 • Requires two bus cycles

odd address first byte in odd address and second part at even address

• Access byte at address X+1 during cycle 1

A19-A0 = X+1

BHE\*A0 = 01 → enables high bank

D15-D8 → carries data

• Access byte at address X+2 during cycle 2

A19-A0 = X+2

BHE\*A0 = 10 → enables low bank


D7-D0 → carries data

• Word access duration is a minimum of two bus cycle

@5MHz → 2 X 800ns = 1600ns

@8MHz → 2 X 500ns = 1000ns

I need 2 bus cycle in this case and similar performance with 8088 (misaligned)



(d)

Odd address word transfer by the 8086

• Impact on performance—software should minimize accessing

## 8.8 Hardware Organization of the Memory Address Space

### ▶ EXAMPLE

Is the word at memory address  $01231_{16}$  of an 8086-based microcomputer aligned or misaligned? How many cycle are required to read it from memory?

### ▶ Solution:

The first byte of the word is the second byte at the aligned-word address  $01230_{16}$ . Therefore, the word is misaligned and required two bus cycles to be read from memory.

HU, Jordan

47

## 8.9 Address Bus Status Codes

\* If I want to expand the size of memory 1M — target like 4M

- Whenever a memory bus cycle is in progress, an address bus status code  $S_4S_3$  is output by the processor.
- $S_4S_3$  identifies which one of the four segment register is used to generate the physical address in the current bus cycle:
- $S_4S_3 = 00$  identifies the extra segment register (ES)
- $S_4S_3 = 01$  identifies the stack segment register (SS)
- $S_4S_3 = 10$  identifies the code segment register (CS)
- $S_4S_3 = 11$  identifies the data segment register (DS)
- Since each combination of  $S_4S_3$  leads to select different memory segment, the memory address reach of the microprocessor can thus be expanded to 4 Mbytes.


إذا كان الـ address bus (Hardware) wire 22 address line  $2^{22} = 4M$

HU, Jordan

48

## 8.10 Memory Control Signals

### □ Minimum-mode memory control signals



HU, Jordan

49

## 8.10 Memory Control Signals

- Minimum-mode memory control signals
  - **ALE** - Address Latch Enable - used to latch the address in external memory (valid address on the bus).
  - **IO/M'** - Input-Output/Memory - signal external circuitry whether a memory or I/O bus cycle is in progress.
  - **DT/R'** - Data Transmit/Receive - signal external circuitry whether the 8088 is transmitting or receiving data over the bus.
  - **RD'** - Read - identifies that a read bus cycle is in progress.
  - **WR'** - Write - identifies that a write bus cycle is in progress.
  - **DEN'** - Data Enable - used to enable the data bus.
  - **SSO'** - Status Line - identifies whether a code or data access is in progress.

HU, Jordan

50

## 8.10 Memory Control Signals

- The control signals for the 8086's minimum mode memory interface differs in three ways:
  - IO/M signal is replaced by M/IO signal.
  - The signal SSO is removed from the interface.
  - BHE (bank high enable) is added to the interface and is used to select input for the high bank of memory in the 8086's memory subsystem.

## 8.10 Memory Control Signals

- Maximum-mode memory control signals
  - MRDC - Memory Read Command
  - MWTC - Memory Write Command
  - AMWC - Advanced Memory Write Command

not general control signal  
general status code  
S<sub>0</sub>, S<sub>1</sub>, S<sub>2</sub>

Status Inputs			CPU Cycle	8288 Command
$\bar{S}_2$	$\bar{S}_1$	$\bar{S}_0$		
0	0	0	Interrupt acknowledge	$\overline{INTA}$
0	0	1	Read I/O port	$\overline{IORC}$
0	1	0	Write I/O port	$\overline{IOWC}; \overline{AIOWC}$
0	1	1	Halt	None
1	0	0	Instruction fetch	$\overline{MRDC}$
1	0	1	Read memory	$\overline{MRDC}$
1	1	0	Write memory	$\overline{MWTC}, \overline{AMWC}$
1	1	1	Passive	None

3 command belong to memory

} For Read  
} For write

# 8.11 Read and Write Bus Cycle

When I should activate signal

20 line carry valid information in T1

active in T1


active in T1

in T1

inst or output data in T1

Minimum-mode memory read bus cycle of the 8088

Timing diagram explain time when we should generate different signal in order to interface microprocessor and other device




- Read bus cycle timing diagram—shows relationship between signals relative to times states
- T1 state—read cycle begins
  - Address output on A0-A19
  - Pulse produced at ALE—address should be latched in external circuitry on trailing edge of ALE
  - IO/M\* set to 0 → memory bus cycle
  - DT/R\* set to 0 → set external data bus control circuitry for receive mode (read)
- T2 state
  - Status code output on S3-S6
  - AD0 through AD7 tri-stated in preparation for data bus operation
  - RD\* set to 0 → read cycle
  - DEN\* set to 0 → enable external data bus control circuitry
- T3 state
  - Data on D0-D7 read by the MPU
- T4 state—read cycle finishes
  - RD\* returns to 1 → inactive level
  - Complete address/data bus tristate
  - IO/M\* returned to 1 → IO bus cycle
  - DEN\* returned to 1 → inactive level
  - DT/R\* returns to 1 → transmit level

HU, Jordan

# 8.11 Read and Write Bus Cycle

16 bit in T2




Minimum-mode memory read bus cycle of the 8086

Don't use SSO in T1

- Differences of 8086 read bus cycle
  - BHE\* is output along with the address in T1
  - Data read by the MPU can be carried over all 16 data bus lines
  - M/IO\*—which replaces IO/M\*—switches to 1 instead of 0 at the beginning of T1
  - SSO\* signals is not produce


# 8.11 Read and Write Bus Cycle



Maximum-mode memory read bus cycle of the 8086

but general control signal ← microprocessor all maximum mode signals

# 8.11 Read and Write Bus Cycle



Minimum-mode memory write bus cycle of the 8088


• Write bus cycle timing diagram—shows relationship between signals relative to times states

- T1 state—write cycle begins
  - Address output on A0-A19
  - Pulse produced at ALE and address latched in external circuitry on trailing edge of ALE
  - IO/M\* set to 0 → memory bus cycle
  - DT/R\* remains at 1 → external data bus control circuitry for transmit mode (write)
- T2 state
  - Status code output on S3-S6
  - AD0 through AD7 transitioned to data bus and write data placed on bus
  - DEN\* set to 0 → enable external data bus control circuitry
  - WR\* set to 0 → write cycle
- T3 or T4 state
  - Data on D0-D7 written into memory (memory decides when!)
- T4 state—write cycle finishes
  - WR\* returns to 1 → inactive level
  - Complete address/data bus tri-stated
  - IO/M\* returned to 1 → IO bus cycle
  - DEN\* returned to 1 → inactive level

One difference between T1, Receive (write, read)

2 Prepare data, enable data bus in T2  
initialize bus write operation  
high-Z

# 8.11 Read and Write Bus Cycle




- Similar to 8088/8086 minimum-mode write bus cycle
- Address and data transfer operation identical
- Transfer may be a high-byte, low-byte, word
- Differences is the 8288 produces the bus control signals—ALE, DEN, AMWC\*, and MWTC\*
- Bus status code S2\*-S0\* output prior to T1 and held through T2
- AMWC\* and MWTC\* replace WR\* (Note timing difference)
- DEN = 1 produced instead of DEN\* = 0 (change in external circuitry!)

Maximum-mode memory write bus cycle of the 8088

## 8.12 و 8.13 محذوف

### 8.12 Memory Interface Circuit




Memory interface block diagram




# 8.13 Programmable Logic Arrays

- Expanding PLA capacity

Expanding output word length



Expanding input word length



HU, Jordan

81

# 8.14 Types of Input/Output

## Isolated input/output

- When using isolated I/O in a microcomputer system, the I/O device are treated separate from memory.

- The memory address space contains 1 M consecutive byte address in the range 00000H through FFFFFH; and that the I/O address space contains 64K consecutive byte addresses in the range 0000H through FFFFH.

- All input and output data transfers must take place between the AL or AX register and I/O port.

If I use the extra space for input/output we called

**Isolated**

peripheral

Isolated space rather than memory

if the data byte

if the data word

advantage: ① I have extra space of 64K location addition to memory

② space for isolated than space for memory mapped (4K)

② we separate instruction different the function access main memory H0U, add, sub

\* use two instruction in/out  
 to read data from I/O space  
 to write data to the I/O space  
 better performance and higher speed (fast)

\* access to space much faster than accessing main memory of micro


\* disadvantage: I should use accumulator in order to transfer data between micro and I/O space

perip

82

# 8.14 Types of Input/Output

## □ Isolated input/output



# 8.14 Types of Input/Output

## □ Isolated input/output

### • Input/output data organization

- Supports byte and word I/O ports
  - 64K independent byte-wide I/O ports
  - 32K independent aligned word-wide I/O ports
  - Word ports may also be misaligned

### • Examples:

Byte ports 0,1,2 → addresses 0000H, 0001H, and 0002H


Word ports 0,1,2 → addresses 0000H, 0002H, 0004H

### • Advantages of isolated I/O

- Complete memory address space available for use by memory
- I/O instructions tailored to maximize performance

### • Disadvantage of Isolated I/O

- All inputs/outputs must take place between an I/O port and accumulator register (A)



Isolated I/O ports


location == port

connect directly with input-output device

# 8.14 Types of Input/Output

## Isolated input/output

تقسيم صير ال memory



- Input/output data organization
  - All I/O accesses take either one or two bus cycles
    - Byte input/output = 1 bus cycle
    - Aligned word input/output = 1 bus cycle — on 8086
    - Misaligned word input/output = 2 bus cycles
- Page 0
  - First 256 byte addresses → 0000H - 00FFH
  - Can be accessed with direct or variable I/O instructions
  - Ports F8H through FFH reserved

Isolated I/O ports  
 one bank, access of one byte → one bus cycle  
 " " world → 2 " " 8088

Page 0

HU, Jordan

85

# 8.14 Types of Input/Output

## Memory-mapped input/output

use part of space from memory

in order to access I need 20 bit address

In the case of memory-mapped I/O, MPU looks at the I/O port as though it is a storage location in memory.

adv:   
 ① no instruction to use accumulator  
 can insert any register to transfer data between microprocessor and memory mapped

Some of the memory address space is dedicated to I/O ports.

Instructions that affect data in memory are used instead of the special I/O instructions.

② I have wide range of instruction can be use for memory mapped

The memory instructions tend to execute slower than those specifically designed for isolated I/O.

dis: ① less space for memory mapped just 4k location not exploit Extra space

Extra ال


② memory instruction they have less performance than special inst.

HU, Jordan

86

## 8.14 Types of Input/Output

### □ Memory-mapped input/output



- Example:
- E0000H-E0FFFH → 4096 memory addresses assigned to I/O ports
- E0000H, E0001H, and E0002H correspond to bitwise ports 0, 1, and 2
- E0000H and E0001H correspond to word-wide port 0 at address E0000H
- Advantages of memory mapped I/O
  - Instructions that affect data in memory (MOV, ADD, AND, etc.) can be used to perform I/O operations
  - I/O transfers can take place between and I/O port and any of the registers
- Disadvantage of memory mapped I/O
  - Memory instructions perform slower
  - Part of the memory address space cannot be used to implement memory

HU, Jordan

87

## 8.15 Isolated Input/Output Interface

### □ I/O devices:

- Keyboard (input) send data to microprocessor
- Printer (output) read " from "
- Mouse (input)
- 82C55A, etc. (PPI section .13)

### □ Functions of interface circuit:

1. Select the I/O port to exchange data from microprocessor for isolated and external device
2. Latch output data
3. Sample input data for memory mapped interface
4. Synchronize data transfer In 2 clock period 125 ns
5. Translate between TTL voltage levels and those required to operate the I/O devices.

3) determine value of data from io device (I/O)

1) speed synchronize between io device and microprocessor (لا تملك كونه متزامن)

5) voltage translate (التيار و الجهد)

HU, Jordan

88

## 8.15 Isolated Input/Output Interface

### □ Minimum-mode interface:

- Similar in structure and operation to memory interface
  - I/O devices—can represent LEDs, switches, keyboard, serial communication port, printer port, etc.
  - I/O data transfers take place between I/O devices and MPU over the multiplexed-address data bus

AD<sub>0</sub>-AD<sub>7</sub>

A<sub>8</sub>-A<sub>15</sub>

### • Control signal review *similar to memory interface*


- ALE = pulse to logic 1 tells bus interface circuitry to latch I/O address
- RD\* = logic 0 tells the I/O interface circuitry that an input (read) is in progress
- WR\* = logic 0 tells the I/O interface circuitry that an output (write) is in progress
- IO/M\* = logic 1 tells I/O interface circuits that the data transfer operation is for the IO subsystem
- DT/R\* = sets the direction of the data bus for input (read) or output (write) operation
- DEN\* = enables the interface between the I/O subsystem and MPU data bus

بدر النور  
أنا  
Isolated  
(I/O) يكون  
أنا memory  
mapped  
يكون (M)

• 2 different I/O interface, microprocessor  
 ① # of address line 16 vs 20  
 ② to Inixation communication with I/O (I/O/H)

## 8.15 Isolated Input/Output Interface


### □ Minimum-mode interface:



Minimum-mode 8088 system I/O interface

## 8.15 Isolated Input/Output Interface


### □ Minimum-mode interface:



Minimum-mode 8086 system I/O interface

## 8.15 Isolated Input/Output Interface

### □ Maximum -mode interface:



Maximum-mode 8088 system I/O interface


## 8.15 Isolated Input/Output Interface

### □ Maximum -mode interface:

- 8288 bus controller produces the control signals
- Signal changes
  - IORC\* replaces RD\*
  - IOWC\* and AIOWC\* replace WR\*
  - DEN is complement of DEN\*
  - IO/M\* no longer needed (bus controller creates separate IO read/write controls)
  - SSO\* no longer part of interface

## 8.15 Isolated Input/Output Interface

### □ Maximum -mode interface:



Maximum-mode 8086 system I/O interface

## 8.15 Isolated Input/Output Interface

### □ Maximum -mode interface:

2-Case

Status inputs			CPU cycle	8288 command
$\bar{S}_2$	$\bar{S}_1$	$\bar{S}_0$		
0	0	0	Interrupt acknowledge	$\overline{INTA}$
0	0	1	Read I/O port	$\overline{IORC}$
0	1	0	Write I/O port	$\overline{IOWC}, \overline{AIOWC}$
0	1	1	Halt	None
1	0	0	Instruction fetch	$\overline{MRDC}$
1	0	1	Read memory	$\overline{MRDC}$
1	1	0	Write memory	$\overline{MWTC}, \overline{AMWC}$
1	1	1	Passive	None

I/O bus cycle status codes

- Bus status code review
  - During all I/O accesses one of two bus cycle status code are output by the MPU
    - Read I/O port
    - Write I/O port
  - 8288 decodes to produce appropriate control command signals
    - $\overline{IORC}^* \rightarrow$  input (read I/O)
    - $\overline{IOWC}^* \rightarrow$  output (write I/O)
    - $\overline{AIOWC}^* \rightarrow$  output (write I/O)

## 8.16 Input/Output Data Transfers

- Input/output data transfers in the 8088 and 8086 microcomputers can be either byte-wide or word-wide.
- The port that is to be addressed is specified by the IO address.
- I/O addresses are 16 bits in length and are output by the 8088 to the I/O interface over bus lines  $AD_0$  through  $AD_7$  and  $A_8$  through  $A_{15}$ . why?
- In 8088, the word transfers is performed as two consecutive byte-wide data transfer and takes two bus cycle.
- In 8086, the word transfers can takes either one or two bus cycle.
- Word-wide I/O ports should be aligned at even-address boundaries to ensure that one cycle is enough to complete the word operation.





## 8.17 Input/Output Instructions

### ▶ EXAMPLE

Write a sequence of instructions that will output the data FFH to a byte-wide output port at address ABH of the I/O address space.

### ▶ Solution:

First, the AL register is loaded with FFH as an immediate operand in the instruction

MOV AL, FFH

لازم ان data تكون  
موجود في AL

Now the data in AL can be output to the byte-wide output port with the instruction

OUT ABH, AL

address

OUT.  
direct with AB indirect

لو غيرنا السؤال ل main memory في بنظر اي باب

MOV AL, FF

MOV [AB], AL

HU, Jordan

99

or  
MOV [AB], FF

## 8.17 Input/Output Instructions

### ▶ EXAMPLE

Write a series of instructions that will output data FFH to an output port located at address B000H of the I/O address space.

### ▶ Solution: *special inst.*

The DX register must first be loaded with the address of the output port. This is done with the instruction

MOV DX, B000H

Next, the data that are to be output must be loaded into AL with the instruction

MOV AL, FFH

لازم ان data تكون في AL

Finally, the data are output with the instruction

OUT DX, AL

او غيرنا السؤال ل memory في بنظر اي باب

MOV [DS: B000], AL

HU, Jordan

100

MOV DS, B000H or MOV [DS: B000], FF

لا لازم ان يكون ال [ ] يكون offset

## 8.17 Input/Output Instructions

### EXAMPLE

Data are to be read<sup>in</sup> from two byte-wide input ports at addresses AAH and A9H and then output<sup>as a word</sup> as a word-wide output port at address B000H. Write a sequence of instructions to perform this input/output operation.

### Solution:

First read in the byte at address AAH into AL and move it into AH.

IN AL, AAH  
 MOV AH, AL

Now the other byte can be read into AL by the instruction

IN AL, A9H

And to write out the word of data

MOV DX, B000H

OUT DX, AX

IN AX, A9

البيانات التي تم قراءتها من AL والبيانات من AAH تنقل إلى AH ثم يتم إرسالها ككلمة واحدة إلى output address

HU, Jordan

101

From main memory


MOV BX, [A9]

MOV [B000], BX, MOV [B000], [A9] not allowed memory to memory

## 8.18 Input/Output Bus Cycle

إذا قمت بتعيين الذاكرة memory mapped memory input تكون

### Input bus cycle of the 8088



in T1  
 address, ALE  
 IO, Receive SSO

in T2  
 Initialize data bus  
 high-Z  
 Read

HU, Jordan

102

## 8.18 Input/Output Bus Cycle


- Input bus cycle of the 8088
- Input (I/O read) bus cycle timing diagram—shows relationship between signals relative to time states
  - T1 state—input cycle begins
    - Address output on A0–A15
    - Pulse produced at ALE—address should be latched in external circuitry on trailing edge of ALE
    - IO/M\* set to 1 → I/O bus cycle
    - DT/R\* set to 0 → set external data bus control circuitry for receive mode (input)
  - T2 state
    - Status code output on S3–S6
    - AD0 through AD7 tri-stated in preparation for data bus operation
    - RD\* set to 0 → input cycle
    - DEN\* set to 0 → enable external data bus control circuitry
  - T3 state
    - Data on D0–D7 input (read) by the MPU
  - T4 state—input cycle finishes
    - RD\* returns to 1 → inactive level
    - Complete address/data bus tri-stated
    - IO/M\* returned to 0 → memory bus cycle
    - DEN\* returned to 1 → inactive level
    - DT/R\* returns to 1 → transmit level

HU, Jordan

103

## 8.18 Input/Output Bus Cycle

- Output bus cycle of the 8088



HU, Jordan

104

## 8.18 Input/Output Bus Cycle

### □ Output bus cycle timing diagram of the 8088


- T1 state—output cycle begins
  - Address output on A0–A15
  - Pulse produced at ALE and address latched in external circuitry on trailing edge of ALE
  - IO/M\* set to 1 → I/O bus cycle
  - DT/R\* set to 1 → external data bus control circuitry for transmit mode (output)
- T2 state
  - Status code output on S3–S6
  - AD0 through AD7 transitioned to data bus and output data placed on bus
  - DEN\* set to 0 → enable external data bus control circuitry
  - WR\* set to 0 → output cycle
- T3 or T4 state
  - Data on D0–D7 output (write) into I/O port (I/O device decides when!)
- T4 state—output cycle finishes
  - WR\* returns to 1 → inactive level
  - Complete address/data bus tri-stated
  - IO/M\* returned to 0 → memory bus cycle
  - DEN\* returned to 1 → inactive level

HU, Jordan

105

## 8.18 Input/Output Bus Cycle

### □ Input bus cycle of the 8086




HU, Jordan

106

## 8.18 Input/Output Bus Cycle

- Output bus cycle of the 8086



## H.W. #8

- Solve the following problems from Chapter 8 from the course textbook:

8, 22, 26, 35, 39, 49, 55, 59, 66, 86, 89, 99,  
101, 107

# Chapter 9

---

Memory Devices, Circuits,  
and Subsystem Design



The 8088 and 8086 Microprocessors, Triebel and Singh

## Introduction

- 9.1 Program and Data Storage Memory—•
- 9.2 Read-Only Memory—•
- 9.3 Random Access Read/Write Memories—•
- 9.4 Parity, Parity Bit, and Parity-Checker/Generator  
Circuit
- 9.5 FLASH Memory
- 9.6 Wait-State Circuitry—•
- 9.7 8088/8086 Microcomputer System Memory  
Interface Circuitry—•

memory unit of microprocessor consist of two part

- ① Primary storage memory
- ② Secondary " "

## 9.1 Program and Data Storage Memory- The Memory Unit

Memory—provides the ability to store and retrieve digital information

- Instructions of a program
- Data to be processed
- Results produced by processing

Organization of the Microcomputer memory unit

- Secondary storage—stores information that is not currently in use

- Slow-speed
- Very large storage capacity
- Implemented with magnetic/optical storage devices—in PC
  - Hard disk drive
  - Floppy disk drive
  - Zip drive

- Primary storage—stores programs and data that are currently active

- High-speed
- Smaller storage capacity
- Implemented with semiconductor memory

- Partitioning of Primary Storage


• Program storage memory—holds instructions of the program and constant information such as look-up tables

- EPROM (BIOS in PC)
- FLASH memory
- DRAM (volatile code storage in a PC)

• Data storage memory—holds data that frequently changes such as the information to be processed by a program

- SRAM
- DRAM (PC)

main memory → primary storage memory



all data and program are currently use by microprocessor

Ex: RAM and ROM  
Primary consist of two part.

Program storage ROM

Data storage (Process, modify, change)  
RAM

Secondary larger than Primary  
" slower " "  
" low cost " "

not currently use

SSD, DVD

The words are used such as the information to be processed by a program

The words are used such as the information to be processed by a program

- SRAM
- DRAM (PC)

## 9.2 Read-Only Memory- Types

Read-only memory (ROM)

- Used for storage of machine code of program
- Stored information can only be read by the MPU
- Information is nonvolatile—not lost when power turned off

Types: نوع حسب

\* ROM—mask-programmable read only memory

- Programmed as part of manufacturing process
- Lowest cost
- High volume applications , Video game

\* PROM—one-time programmable read-only memory

- Permanently programmed with a programming instrument

\* EPROM—erasable programmable read-only memory

- Programmed like a PROM
- Erasable by Ultraviolet light

Electrically alterable ROM-like devices

• FLASH memory USB

• EEROM (E<sub>2</sub>ROM)

\* EEPROM

EPROM : متداولت الفلاش  
البيانات لسة موجودة  
عادلت

RAM ال بيوتنا ال  
اح تزوج

The 8086 and 8088 Microprocessors Triebel and

I can program  
this using  
my laptop  
ما بيحتاج  
special

characterist:  
code, inst

① Non-volatility  
the data can't  
be lost if I

turn off the power supply

② use for read data  
only not for modify  
data

③ access ROM sequentially

when we buy this  
type of ROM

data ال بيوتنا  
empty

the user program it  
just one time.  
using special  
device

data store in  
this ROM can  
be eras  
but use special  
device (ultraviolet)

- ① For program
- ② For eras
- ③ For reading




ROM/RAM ← main memory  
 1M Jaws 2-2  
 2K ops Ic Uiplvi  
 (Single Ic)

### 9.2 Read-Only Memory- Block Diagram

Block diagram of the ROM, PROM, and EPROM are essentially the same

Signal interfaces

- Address bus (A10-A0)—MPU inputs address information that selects the storage location to be accessed
- Data Bus (D7-D0)—information from the accessed storage location output to be read by MPU
- Control bus—enables device and/or enables output from device



- CE\* = chip enable—active 0; 1 low-power stand by mode
- OE\* = output enable—active 0; 1 high-Z state

#### 1 Byte capacity- number of bytes a device can store

- Calculated from number of address bits
- EX: Address = 11-bit address

Storage capacity =  $2^{11} = 2048$  bytes

#### 2 Organization—how the size of a ROM is described

- Formed from capacity and data bus width
- EX: 2048 X 8 or just 2K X 8

#### 3 Storage density—number of bits of storage in a ROM

- Calculated from byte capacity and data width
- EX: Storage density = 2048 X 8 = 16384 bits (16K bits)

1 enable chip by CE

2 access location using access line

3 enable output line OE

4 read data using output line to the memory interface cd.

### 9.2 Read-Only Memory- Organization and Capacity

Example:

A ROM device has 15 address lines and 8 data lines. What are the address range, byte capacity, organization, and storage density?

Solution:

- Address range

$$A_{14}-A_0 = 000\ 0000\ 0000\ 0000_2 \cdot 111\ 1111\ 1111\ 1111_2$$

$$= 0000H \cdot 7FFFH$$

- Byte capacity

$$2^{15} = 32,768 \text{ bytes} = 32K \text{ bytes}$$

- Organization

$$32,768 \text{ X } 8 \text{ bit}$$

- Storage density


$$32,768 \times 8 = 262144 \text{ bits} = 256K \text{ bits}$$

4 data line ← 8 data line

15 k byte Byte capacity

address bus of microproc  
 in order to select location with Rom IC  
 # of address bus = chip size ROM  
 11 = address of bus  
 $2^{11} = 2^1 \times 2^{10} = 2K$  location size ROM  
 \* bit of output lines = location  
 8bit → 2k byte size of ROM


4 address range = address of first location to address of last



## 9.2 Read-Only Memory- Operation

Read operation

- MPU outputs address and control information on its bus.
- Interface circuit applies Address A10-A0 to the address inputs of the ROM to select a specific byte wide storage location
- Interface circuits decode additional address bits to produce a chip select output
- Logic 0 at CS\* applied to the CE\* input of the ROM to enable it for operation
- Memory interface circuitry produces appropriately timed MEMR\* output
- MEMR\* applied to OE\* input of the ROM to enable the information at the addressed storage location onto the output bus D7-D0
- Memory interface supplies the byte of data from the ROM to the MPU's data bus
- MPU reads the byte of data from the ROM from its data bus



The 8088 and 8086 Microprocessors

$2^9 = 512 = IC$

memory size of 512x2K = 1M

select IC 0  
IC 1

detect pin to select IC (For CS) chip select during  $T_1$

to access location of ROM

$2^k \rightarrow 2 = 11$  address bit

EPROM	Density (bits)	Capacity (bytes)
2716	16K	2K x 8
2732	32K	4K x 8
27C64	64K	8K x 8
27C128	128K	16K x 8
27C256	256K	32K x 8
27C512	512K	64K x 8
27C010	1M	128K x 8
27C020	2M	256K x 8
27C040	4M	512K x 8

density of output lines

organisation

## 9.2 Read-Only Memory- Standard EPROM ICs

EPROM part numbers formed by adding the prefix "27" to the device total Kbits of storage capacity

- Examples:
  - 16K bit EPROM · 2716
  - 32K bit EPROM · 2732
  - 1M bit EPROM · 27C010

• Most EPROM available in byte wide organization

- Examples:
  - 2764 · 8K X 8
  - 27C020 · 256K X 8

• NMOS versus CMOS process

- Manufacturing processes used to make EPROMs
  - NMOS=N-channel metal-oxide semiconductor
  - CMOS= complementary symmetry metal-oxide semiconductor
  - "CMOS" designated by "C" in part number

- NMOS—older devices such as 2716 and 2732
- CMOS—all newer devices 27C64 and up

The 8088 and 8086 Microprocessors

## 9.2 Read-Only Memory- Pin Layouts

EPROM pin layouts are designed for compatibility

- Permit easy upgrade from lower to higher density
  - Publish pin layouts of future densities
  - Allows design of circuit boards to support drop in upgrade to higher densities
- Most pins are independent and serve a common function for all densities

Examples:


- pin 10- A0
- pin 11--O0
- pin 14- Gnd

Some have one multi-function

pin\* OE\*/Vpp

- Vpp mode during programming only

combinational logic stage



vpp pin power supply



16k → 32k  
address line ↓ 5k ↓ 4k  
13 12


multiplier (bits) of 2 (chip bits)

one additional address bit

The data and data Memory systems textbook

## 9.2 Read-Only Memory- EPROM Switching Waveforms

general different signal  
Timing diagram to access valid information



Timing of the read operation

- Output data is not immediately available at the outputs
  - Delays exist between the application of the address, CE\* and OE\* signals and the occurrence of a valid output
  - t<sub>ACC</sub> = access time—address to valid output delay time
  - t<sub>CE</sub> = chip-enable time—chip enable to valid output delay
  - t<sub>OE</sub> = output-enable time—output enable to valid data delay
- To assure that the MPU reads valid data, these inputs must be applied at the appropriate times
  - Responsibility of the memory interface circuitry
- Another delay occurs at the removal of OE\* before the outputs lines are returned to the high-Z state

data is used to generate address  
chip enable time  
time from generate address until to get data  
t<sub>ACC</sub> (access time)  
chip enable time  
time between active chip enable until I get valid data

t<sub>OE</sub> = output enable time  
time difference between active output enable to active get valid data  
time between deactivate output enable until the data is covered

size ال 4H ان حيا لدر  
2 design يولان عينا  
لدى نرد الف

## 9.2 Read-Only Memory- Expanding Byte Capacity

(location ال bit)  
increase # of byte that I can store in memory


system need more  
32k location  
need to store  
up to 64k byte  
=> memory design

① divide needed size over size of single IC

$$\frac{64k \times 8}{32k \times 8} = 2$$

number of IC 2  
32k x 8  
3 group

address out 15 address line for 32k x 8  
control 2



Many applications require more ROM capacity than is available in a single device

- Need more bytes of storage
- Connects to a wider data bus
- Expanding byte capacity with 2 EPROMS
- Connect address bus lines in parallel
- Connect output lines in parallel
- Connect OE\* in parallel
- Enable chips with separate chip selects


Address bit A15 decoded to produce CS0\* and CS1\*

- A15=0 · CS0\*
- A15=1 · CS1\*
- Implemented with inverting buffer

address range  
افعالى بعتا

ازاخذ لازم ال  
remainig

- Byte capacity  
 $2^{16} = 64K \text{ bytes}$
- Organization  
64K X 8 bit
- Storage density  
 $2 \times 32K \times 8 = 512K \text{ bits}$




③ Connect (in parallel) same line  
address, data, control

Connect Signal  
Expanding location  
enable line  
output ال 8 bit

2 chip select (in series) different line  
Vennany address line

2 different chip select so I need one line



②

increase number of output line

## 9.2 Read-Only Memory- Expanding Word Length

Expanding word length with 2 EPROM

- Connecting to 8086 16-bit data bus
- Connect address bus lines in parallel
- Connect CE\* in parallel
- Connect OE\* in parallel
- 8 data outputs of EPROM 0 used to supply the lower data bus lines D0-D7
- 8 data outputs of EPROM 1 used to supply the upper 8 data bus lines D8-D15


① determine number of IC

$$\frac{32k \times 16}{32k \times 8} = 2$$

② determine # of each group

Address => 15 address line (parallel) A0 - A14

output => 8 for each IC  
control => 2



- Byte capacity  
 $2 \times 2^{15} = 64K \text{ byte}$
- Organization  
32K X 16 bit
- Storage density  
 $32K \times 16 = 512K \text{ bits}$

Connect in parallel.  
(Same line, best (connected in series, different size)  
I need to read from 2 location)

دع ال 16  
ترب ال 18

remainig time 5 -> just 6  
address range

انا عطيا كل ال ال  
flexibility نرد  
لدى تغير ال ال ال ال  
او ال ال ال  
انا ال ال ال ال  
parallel fixed

### 9.3 Random Access Read/Write Memories-

#### Types of RAMs

*difference RAM by ROM:*  
 ① Read and write  
 ② Volatile  
 ③ access randomly: I can access any location sequentially

#### Random Access Read/Write Memory (RAM)

- Used for temporary storage of data and program information
- Stored information can be altered by MPU—read or written
- Information read from RAM
- Modified by processing
- Written back to RAM for reuse at a later time
- Information normally more frequently randomly accessed than ROM
- Information is volatile—lost when power turns off

*modified by data or change RAM by*

Types: base on material For valid data → keep power supply ON

① Static RAM (SRAM)—data once entered remains valid as long as power supply is not turned off  
 Implement by transistor TTL

- Lower densities (small size)
- Higher cost
- Higher speeds

② Dynamic RAM (DRAM)—data once entered requires both the power to be maintained and a periodic refresh  
 Implement by capacitor

- Higher densities
- Lower cost
- Lower speeds
- Refresh requires additional circuitry

For valid data → keep power supply ON and make periodic refreshing  
 recharging for data in capacitor  
 السبب انه ال capacitor discharge

### 9.3 Random Access Read/Write Memories- SRAM Block Diagram


#### Signal interfaces

- Address bus (A12-A0)—MPU inputs address information that selects the storage location to be accessed
- Data Bus (I/O<sub>7</sub>-I/O<sub>0</sub>)—input/output of information for the accessed storage location from/to MPU
- Control bus—enables device, enables output from device, and selects read/write operation

*I can access up to 2<sup>13</sup> location 8k location*

*Size 8k x 8*

*operation bit used*  
 0 → write (input Data bus)  
 1 → read (Output Data bus)



- CE\* = chip enable—active 0
- OE\* = output enable—active 0
- WE\* = write enable
- 0 = write to RAM
- 1 = read from RAM

byte capacity → 8kbyte  
 organization → 8k x 8  
 storage → 64k

address range → ~~0000~~ 0000 0000 0000 — 1FFF

### 9.3 Random Access Read/Write Memories- Standard SRAM ICs


SRAM	Density (bits)	Organization
4361	64K	64K x 1
4363	64K	16K x 4
4364	64K	8K x 8
43254	256K	64K x 4
43256A	256K	32K x 8
431000A	1M	128K x 8

Part numbers vary widely by manufacturer—Hitachi/NEC use "43xxx" SRAMs are available in a variety of densities and organization

- Typical SRAM densities
  - 64K bit
  - 256K bit
  - 1M bit
- Typical organizations of the 64K bit

- SRAM
- 64K X 1 bit
  - 16K X 4 bit
  - 8K X 8 bit

### 9.3 Random Access Read/Write Memories- Pin Layout of SRAMs



4364 and 43256A pin layouts are designed for compatibility

4364 pin configuration (Fig a)

- A12-A0 · 13-bit address  
 $2^{13} = 8K$  bytes
- I/O7-I/O0 · byte wide
- Pin 1 NC = no connect
- Pin 27 WE\*
- Pin 20 CE1\* · active 0
- Pin 26 CE2 · active 1
- Pin 22 · OE\*
- Pin 28 Vcc
- Pin 14 GND
- 43256A differences (Fig b)
  - Pin 1 · A14
  - Pin 26 · A13
  - Pin 20 called CS\* (function unchanged)

### 9.3 Random Access Read/Write Memories- Expanding Word-Width and Capacity

- Most SRAM subsystems <sup>first</sup> <sup>second</sup>
- Require both word-width and bit capacity expansion
  - Require the ability to write on byte-wide or word wide basis- design only supports words

Expansions performed in a similar way as for EPROMs


16K X 16-bit SRAM circuit

- A0-A12 in parallel
- A13 decoded to form CS0\* and CS1\*
- CS0\* - enable Bank 0
- CS1\* - enable Bank 1
- SRAMs 0 & 2—input/outputs connected in parallel and supply low byte of data bus
- SRAMs 1 & 3—input/ outputs connected in parallel and supply high byte of data bus
- MEMW\* and MEMR\* produces independent write and read enables

MEMW\* MEMR\* Data Transfer

0	0	Invalid
0	1	Word write
1	0	Word read
1	1	Inactive

- How can the circuit be modified to support byte wide write?



- request size size for single IC
  - find group
  - connect
- $16K \times 16 = 256$  in order to expand word length
- $8K \times 8 = 64$  in order to expand word length
- word length capacity
- 2 CS

chip enable for first bank different than chip enable for second bank

### 9.3 Random Access Read/Write Memories- Standard Read/Write Cycle Times

Speed of a SRAM identified as read/write cycle time

- Variety of speeds available—4364 available in speeds ranging from 100ns to 200ns
- Shorter the cycle time the better. Designated by a dash speed indicator following the part number

-10 = 100ns

-12 = 120ns

Part number	Read/write cycle time
4364-10	100 ns
4364-12	120 ns
4364-15	150 ns
4364-20	200 ns

different speed

### 9.3 Random Access Read/Write Memories- DRAM Block Diagram

DRAM signal interfaces

Address multiplexed in external circuitry into a separate row and column address

Row address =  $A_7-A_0$

Column address =  $A_{15}-A_8$

Special RAS\* and CAS\* inputs used to strobe address into DRAM

Row and column addresses applied at different times to address inputs  $A_0$  through  $A_7$

Row address first

Column address second

Known as "RAS before CAS"

Address reassembled into 16-bit address inside DRAM

Frequently data organizations are X1, X2, and X4

Separate data inputs and outputs


Data input labeled D

Data output labeled Q

Read/write (W) input signals read or write operation

$A_0 \rightarrow 0, 8$   
 $A_1 \rightarrow 1, 9$   
 $A_2 \rightarrow 2, 10$   
 $A_3 \rightarrow 3, 11$   
 $A_4 \rightarrow 4, 12$   
 $A_5 \rightarrow 5, 13$   
 $A_6 \rightarrow 6, 14$   
 $A_7 \rightarrow 7, 15$

multiplex the same lines can carry different address info.  
first group  
second group  
write = 0  
read = 1



The 8086 and 8088 Microprocessors, Triebel and Singh

### 9.3 Random Access Read/Write Memories- Standard DRAM ICs

DRAMs are available in a variety of densities and organization

• Typical DRAM densities

• 64K bit

• 256K bit

• 1M bit, Etc.

• Modern DRAMS as large as 1G bit

• Typical organizations of the 4M bit DRAM

• 4M X 1 bit

• 1M X 4 bit

• Modern higher density devices also available in X8, X16, and X32 organizations


DRAM	Density (bits)	Organization
2164B	64K	64K x 1
21256	256K	256K x 1
21464	256K	64K x 4
421000	1M	1M x 1
424256	1M	256K x 4
44100	4M	4M x 1
44400	4M	1M x 4
44160	4M	256K x 16
416800	16M	8M x 2
416400	16M	4M x 4
416160	16M	1M x 16

Start number 011



### 9.3 Random Access Read/Write Memories- Circuit Design using DRAMS

Sixteen  $64K \times 1$ -bit DRAMs interconnected to form a  $64K$  word memory subsystem— $1M$ -bits of memory



$64K \times 16$  Circuit connections

- 8 multiplexed address inputs of all devices connected in parallel
- RAS and CAS lines of all devices connected in parallel
- Data input and output lines
  - Independent data lines arranged to form a 16-bit wide output bus
  - Independent input lines arranged to form a 16-bit wide input bus
  - In most microprocessor applications input and output lines are connected together
- Read/write lines
  - W inputs of upper 8 DRAMs connected together and driven by  $WR0^*$
  - W inputs of lower 8 DRAMs connected together and driven by  $WR1^*$
  - Permits byte-wide or word-wide reads and writes

The 8038 and 8039 Microprocessors, Taha and Singh

33

### 9.3 Random Access Read/Write Memories

- The primary memory section of a microcomputer system is normally formed from both read-only memories and random access read/write memories (RAM)
- RAM is different from ROM in two ways:
  - Data stored in RAM is not permanent in nature.
  - RAM is volatile – that is, if power is removed from RAM, the stored data are lost.
- RAM is normally used to store temporarily data and application programs for execution.

# 9.3 Random Access Read/Write Memories

- Static and dynamic RAMs
  - For a static RAM (SRAM), data remain valid as long as the power supply is not turned off.
  - For a dynamic RAM (DRAM), we must both keep the power supply turned on and periodically restore the data in each location.
  - The recharging process is known as *refreshing* the DRAM.

## 9.4 Parity, The Parity Bit, and Parity-Checker/Generator Circuit- Parity and the Parity Bit

Data exchange between the MPU and data memory subsystem in a microcomputer must be done without error

### Sources of errors

- Emissions that affect data on the data bus line
- Electrical noise signals—spikes or transients that affect data on data lines
- Defective bit in a DRAM
- Soft errors of DRAM

### Solutions for improving data integrity

1. Parity
  2. Error correction code (ECC)
- Parity most frequently used

### Parity bit

Add an additional bit of data to each byte or word of data so that all elements of data have the same parity. Extra bit is known as the "parity bit"

- **Even parity**—element of data has an even number of bits at the 1 logic level
- **Odd parity**—element of data has an odd number of bits at the 1 logic level

Circuitry added to the DRAM memory interface to generate an appropriate parity bit on writes to memory. Extra DRAM required to store the parity bit. Circuitry checks element of data from correct parity during read operations.

Parity errors (PE) reported to MPU usually as an interrupt

The CPU and PE interrupt


location ref determine dis:

① Can detect just odd number of error even (x)

② odd number can detect but I can't know the number

error detection add extra bit with data (function of original data)

destination separate bit original bit extra bit and pass original



(error) odd bit (error) ← even bit

error ← 0  
no error ← 1

parity bit

# of ones in data

- even
- odd

base on parity we add one extra bit (parity bit)

even → 0 bits 14 → even  
odd → 1 bits 15 → even

even → 1 → odd  
odd → 0 → odd

## 9.4 Parity, The Parity Bit, and Parity-Checker/Generator Circuit- Parity Generator/Checker Circuitry

Parity generator/checker circuit—circuit added to the data memory interface to implement parity

May be implemented with a 74AS280 parity generator/checker IC


9 inputs A through I  
Two outputs  $\Sigma_{\text{odd}}$  and  $\Sigma_{\text{even}}$

Operation:

- Even number of inputs are logic 1  
 $\Sigma_{\text{even}} = 1$  and  $\Sigma_{\text{odd}} = 0$   
Signals that input has even parity
- Odd number of inputs are logic 1  
 $\Sigma_{\text{even}} = 0$  and  $\Sigma_{\text{odd}} = 1$   
Signals that input has odd parity

9 input

parity bit



NUMBER OF INPUTS A THRU I THAT ARE HIGH	OUTPUTS	
	$\Sigma_{\text{EVEN}}$	$\Sigma_{\text{ODD}}$
0,2,4,6,8	H	L
1,3,5,7,9	L	H

(b)

parity was even → parity bit = 0 →  $\Sigma_{\text{odd}}$   
 " " even → " " = 1 →  $\Sigma_{\text{even}}$

write  $\Sigma_{\text{odd}}$   
read  $\Sigma_{\text{even}}$

## 9.4 Parity, The Parity Bit, and Parity-Checker/Generator Circuit- Parity Generator/Checker Circuitry

Even parity generator circuit

Circuit configuration

Inputs A through H attach in parallel to data bus lines D0 through D7  
Input I is attached to the data output of the parity DRAM

• Only activated during read operations

$\Sigma_{\text{odd}}$  output is attached to the data input of parity DRAM

MPU write operation

Accepts byte of data to be written to memory as input from the data bus


Data also applied in parallel to the input of the DRAMs for data lines D0 through D7

Circuit checks parity and generates  $\Sigma_{\text{odd}}$  and  $\Sigma_{\text{even}}$  outputs

$\Sigma_{\text{odd}}$  output supplied to input of parity DRAM for storage along with the byte in memory


If parity is even— $\Sigma_{\text{odd}} = 0$  and 9-bit value saved in memory still has even parity

If parity is odd— $\Sigma_{\text{odd}} = 1$  and parity of 9-bit value changed to even and saved in memory



parity bit  
continuous write

## 9.4 Parity, The Parity Bit, and Parity-Checker/Generator Circuit- Parity Generator/Checker Circuitry



### Read operation:

- Accepts 9-bit wide input from data outputs of the DRAM subsystem
- Checks the number of bits that are at the 1 logic level
- Produces appropriate logic level signals at odd parity and even parity outputs
  - If parity is even— $\Sigma \text{even} = 1$  and parity is correct
    - Memory operation completes normally
  - If parity is odd— $\Sigma \text{even} = 0$  and a parity error is detected
    - Error condition signaled to MPU by logic 0 at PE\*
    - Usually applied as NMI input to the MPU
    - Must get serviced before executing next instruction
    - MPU may
      - Reattempt memory access
      - Initiate an orderly shut down of application


## 9.7 8088/8086 Microcomputer System Memory Circuitry

- Data storage memory
  - Information that frequently changes is normally implemented with random access read/write memory (RAM).
  - If the amount of memory required in the microcomputer is small, the memory subsystem is usually designed with SRAMs.
  - DRAMs require refresh support circuit which is not warranted if storage requirements are small.


## 9.7 8088/8086 Microcomputer System Memory Circuitry

### EXAMPLE $32k \times 8$

Design a memory system consisting of 32Kbytes of R/W memory and 32Kbytes of ROM memory. Use SRAM devices to implement R/W memory and EPROM devices to implement ROM memory. The memory devices to be used are shown below. R/W memory is to reside over the address range 00000H through 07FFFH and the address range of ROM memory is to be F8000H through FFFFFH. Assume that the 8088 microprocessor system bus signals that follow are available for use:  $A_0$  through  $A_{19}$ ,  $D_0$  through  $D_7$ ,  $MEMR'$ ,  $MEMW'$ .



$$\begin{aligned} & \textcircled{1} \frac{32k \times 8}{16k \times 4} \\ & = \frac{4}{1} \text{ IC} \\ & \text{address} = 14 \end{aligned}$$



$$\begin{aligned} & \frac{32k \times 8}{16k \times 8} \\ & = \boxed{2} \end{aligned}$$

## 9.7 8088/8086 Microcomputer System Memory Circuitry

### SOLUTION:

First let us determine the number of SRAM devices needed.

$$\text{No. of SRAM devices} = \frac{32\text{Kbyte}}{16\text{K} \times 4} = 4$$

To provide an 8-bit data bus, two SRAMs must be connected in parallel. Two pairs connected in this way are then placed in series to implement the R/W address range, and each pair implements 16Kbytes.

Next let us determine the number of EPROM devices needed.

$$\text{No. of EPROM devices} = \frac{32\text{Kbyte}}{16\text{Kbyte}} = 2$$

These two devices must be connected in series to implement the ROM address range and each implement 16Kbytes of storage.

First part:  
 ① design memory system  
 second part:  
 ② designed memory system in specific address range

$0 + 2(16 \times 1024 - 1) = 7FFF$


For 8086 → 2 bank High, low  
 16K low bank 16K high bank  
 address of last location = start address + 2 \* (# of location - 1)

# 9.7 8088/8086 Microcomputer System Memory Circuitry

For 8088

address of last location = address of first location + # of location - 1

SOLUTION:




$F8000 + 16 \times 1024 - 1 = FBFFF$   
 $F8000 + 3FFF = FBFFF$   
 $FC000 + 16 \times 1024 - 1 = FFFFF$   
 $FC000 + 5FFF = FFFFF$

$0 + 4 - 1 = 3$  but location  
 $0 + 16K - 1 = 16383$   
 $0 + 16 \times 1024 - 1 = 16383$   
 starting address for second bank 4000  
 $4000 + 16 \times 1024 - 1 = 7FFF$   
 hexa 4 3FFF = 7FFF

# 9.7 8088/8086 Microcomputer System Memory Circuitry

SOLUTION:




2 banks 16K each  
 32K x 8  
 parallel  
 in series  
 $2Cs \rightarrow Cs0, Cs1$

RAM memory organization for the system design

only one A14  
 6 pins  
 2Cs

# 9.7 8088/8086 Microcomputer System Memory Circuitry

SOLUTION:



ROM memory organization for the system design

Handwritten notes:  $2$  remaining  $\leftarrow$  4 chip select.   
 Note:  $8K \times 8 = 64K = 14 \text{ bits}$  for  $A_0-A_{13}$ .

# 9.7 8088/8086 Microcomputer System Memory Circuitry

- 00  $\rightarrow$  CS0
- 01  $\rightarrow$  CS1
- 10  $\rightarrow$  CS2
- 11  $\rightarrow$  CS3

SOLUTION:

address range mapped for 2 IC  $\rightarrow$  in bank  
 location قرأه 3x8  
 2 IC  $\rightarrow$  3 input 3 enable  
 6 remaining address line  
 3x8 decoder  
 لأنه ال 2x4 ال enable 2 input  
 3 input 3 enable input

Address	CS	Bank
0000 <sub>16</sub> = 0000 0000 0000 0000	CS <sub>0</sub>	Bank 1
03FFF <sub>16</sub> = 0000 0011 1111 1111	CS <sub>0</sub>	Bank 1
04000 <sub>16</sub> = 0000 0100 0000 0000	CS <sub>1</sub>	Bank 2
07FFF <sub>16</sub> = 0000 0111 1111 1111	CS <sub>1</sub>	Bank 2
F8000 <sub>16</sub> = 1111 1000 0000 0000	CS <sub>2</sub>	Bank 3
FBFFF <sub>16</sub> = 1111 1011 1111 1111	CS <sub>2</sub>	Bank 3
FC000 <sub>16</sub> = 1111 1100 0000 0000	CS <sub>3</sub>	Bank 4
FFFFF <sub>16</sub> = 1111 1111 1111 1111	CS <sub>3</sub>	Bank 4

bank 1 location SRAM1 SRAM2  
 10K x 8  
 14 A<sub>0</sub> - A<sub>0</sub>  
 Bank 2 start directly after Bank 1


Address range analysis for the design of chip select signals

address decoder

Handwritten notes:  $8K \times 8$  input وبني ما بغير ما انه اي تأثير  
 Bank 2 active CS1  $\leftarrow$  00001  
 RAM ROM  $\rightarrow$  2 decoder

# 9.7 8088/8086 Microcomputer System Memory Circuitry

SOLUTION:





# Microprocessor Systems

## Chapter 10

### Input/Output Interface Circuits and LSI Peripheral Device

## Lecture Outline

- ▶ 10.1 Core and special-purpose I/O interfaces
- ▶ 10.2 Byte-Wide output ports using isolated I/O
- ▶ 10.3 Byte-Wide input ports using isolated I/O
- ▶ 10.4 Input/Output handshaking and parallel printer interface
- ▶ 10.5 the 8255 Programmable Peripheral Interface

## 10.1 Core and Special Purpose I/O Interfaces

use them if I need them  
 comp مرفوضه الى  
 device و connected الى device

\* Special purpose I/O interfaces are implemented as add-on cards on the PC not necessary

- display
- parallel printer interface
- serial communication interface
- local area network interface
- not all microcomputer systems employ each of these types

\* Core input/output interfaces are considered to be the part of the I/O subsystem such as:

if necessary to have it in any computer system in order to work

- parallel I/O to read the settings of the DIP switches on the processor board
- interval timers used in DRAM refresh process

We will study both

DRAM مرفوضه الى  
 DRAM مرفوضه الى

## 10.2 I/O Design in the 8088/86

need to use

Task:

I should use Interface circuit?

- ① latch output data (keep data in buffer)
- ② sample output data
- ③ <sup>spool</sup> sync
- ④ voltage tran.
- ⑤ select one of the several I/O bus on the address

In every computer, when data is sent out by the CPU, the data on the data bus must be latched by the receiving device

While memories have an internal latch to grab the data on the data bus, a latching system must be designed for ports

Since the data provided by the CPU to the port is on the system data bus for a limited amount of time (50 - 1000ns) it must be latched before it is lost

Likewise, when data is coming in by way of a data bus (either from port or memory) it must come in through a three-state buffer



# Examples

- To which output port in the previous figure are data written when the address put on the bus during an output bus cycle is 8002h?
  - A15 .. A0 = 1000 0000 0000 0010b
  - A15L = 1
  - A0L = 0
  - A3L A2L A1L = 001
  - $\overline{P1} = 0$

must for active  
non of them selected

port 1 →

- Write a sequence of instructions that output the byte contents of the memory address DATA to output port 0 in the previous figure


```
MOV DX, 8000h
MOV AL, DATA
OUT DX, AL
```

address of port zero

isolated or memory mapped?

isolated alias address of zero memory mapped

## Time Delay Loop and Blinking a LED at an Output



isolated (special instruction) indirect

Light-emitting diode forward current pass current → turn on current

output voltage from port 0 = 0

address port zero = 8000

```
MOV DX, 8000h ; initialize address of port 0 Indirect
MOV AL, 00h ; load data with bit 7 as logic 0 AL=0
ON_OFF: OUT DX, AL ; turned on
MOV CX, 0FFFFh ; load delay count of FFFF
HERE: LOOP HERE ; decrement CX by one and jump to label
XOR AL, 80h ; complement bit 7
JMP ON_OFF ; loop
```

delay on = delay of LED on delay off delay approx.

$$\frac{17 \text{ states}}{\text{Frequency}} = \frac{17 \text{ clock periods}}{\text{Frequency}}$$

7 5 4 3 2 1 0  
1 0 0 0 0 0 0

```
mov AL, 80h
out DX, AL
```

بعضها loop  
on off  
سرعت الحارة مارج  
تسوية بطي لان  
سرعة الحارة  
كثرة بالسنة  
اللافتة العبي

الاول اقل  
الوقت  
16


1 loop → 17  
X → 1.7

# 10.3 IN port design using the 74LS244


parallel input

Design for IN AL, 9CH

- In order to prevent any unwanted data (garbage) to come into the system (global) data bus, all input devices must be isolated through the tri-state buffer. The 74LS244 not only plays this role but also provides the incoming signals sufficient strength (driving capability) to travel all the way to the CPU
- It must be emphasized that every device (memory, peripheral) connected to the global data bus must have a latch or a tri-state buffer. In some devices such as memory, they are internal but must be present.



## Example - 64 line parallel input circuit



```

Read from input port 7 to the memory location DATA: address
MOV DX, 800Eh
IN AL, DX
MOV DATA, AL
    
```

difference between 8 input & 4 output 1/2

8 input port support 8 input line

800E port-7

location AL

mov

```


MOV 7, AL
    
```

- Isolated / Memory mapped
- address port [with page 0 not " " 0 - indirect
- read or write in out

## Example

- In practical applications, it is sometimes necessary within an I/O service routine to repeatedly read the value at an input line and test this value for a specific logic level.

I want to read status of switch



poll the device  
(we have pressing the status of switch)

Poll the switch waiting for it to close  
 MOV DX,8000h  
 POLL: IN AL,DX  
 SHL AL,1 → carry bit I7  
 JC POLL

- Address of port
- Isolated
- direct, indirect
- read (IN)

isolate I7  
press shift  
carry flag

Jump on Carry

SHL, SHR

AND AL, 80

(mask)

11

MASK

bit (من اقرب)

JNZ poll

zero

## 10.4 Input Output Handshaking

status printer  
لازم استون ال

- The I/O ports of a computer typically operate at different data rates
- A hard disk drive, for example, might require the computer to input data at 10Mbps → 100Mbps
- CD-ROM drives operate at 300-600 Kbps
- However when inputting keystrokes from the operator, the data rate may fall to only one or two characters per sec.
- If the processor is to operate efficiently, one needs to develop a strategy to control or synchronize the flow of data between the processor and the widely varying rates of its I/O devices
- This type of synchronization is achieved by implementing what is known as handshaking as part of the input/output interface
- Printers typically have buffers that can be filled by the computer at high speed
- Once full the computer must wait while the data in the buffer is printed
- Most printer manufacturers have settled on a standard set of data and control signals Centronics Parallel Printer Interface



Handshaking  
Exchange Control Signal

SHL 2

← I6

# Parallel Printer Interface

Printer



Pin	Assignment
1	Strobe
2	Data 0
3	Data 1
4	Data 2
5	Data 3
6	Data 4
7	Data 5
8	Data 6
9	Data 7
10	Ack
11	Busy
12	Paper Empty
13	Select
14	Auto Foxt
15	Error
16	Initialize
17	Sictin
18	Ground
19	Ground
20	Ground
21	Ground
22	Ground
23	Ground
24	Ground
25	Ground

Data: Data0, Data1, ..... Data7

Control: Strobe, Auto Foxt, Initialize, Sictin

Status: Ack, Busy, Paper Empty, Select, Error

ACK is used by printer to acknowledge receipt of data and can accept a new character.

BUSY high if printer is not ready to accept a new character  
 0 → ready  
 1 → busy

SELECT when printer is turned on

ERROR goes low when there are conditions such as paper jam, out of paper, offline

STROBE when PC presents a character

INITIALIZE Clear Printer Buffer and reset control

21

25 pins

13

## Operational Principle - Parallel Printer Port

- The computer checks the BUSY signal from the printer, if not BUSY then
- When the PC presents a character to the data pins of the printer, it activates the STROBE pin, telling it that there is a byte sitting at the data pins. Prior to asserting STROBE pin, the data must be at the printer's data pins for at least 0.5 microsec. (data setup time) *short run of time*
- The STROBE must stay for 0.5 microsec

Control signal ←

- The printer asserts BUSY pin indicating the computer to wait
- When the printer picks up the data, it sends back the ACK signal, keeps ACK low for 5 microsec.
- As the ACK signal is going high, the printer makes the BUSY pin low to indicate that it is ready to accept the next byte
- The CPU can use ACK or BUSY signals from the printer to initiate the process of sending another byte

22

14





اسم البرنامج  
اسم البرنامج  
اسم البرنامج

Initialization  
 ① Counter → length of char. of the print  
 ② pointer → offset address where store in memory

### Example

Write a program that implements the flowchart. Character data is held in memory starting at address PRNT\_BUFF, the number of characters held in the buffer is identified by the count address CHAR\_COUNT.

```

MOV CL, CHAR_COUNT  ; # of character need to print, size of char. 100 char
MOV SI, OFFSET PRNT_BUFF  ; instize pointer (offset address of first character)
POLL_BUSY: MOV DX, 8004h ] Isolated, Indirect.
            IN AL, DX
            AND AL, 01h
            JNZ POLL_BUSY ] BUSY input checked
            MOV AL, [SI] ] memory location
            MOV DX, 8000h ] address port 0
            OUT DX, AL ] Character is output
            MOV AL, 00h ] نزل
            MOV DX, 8002h ] : STB = 0
            OUT DX, AL ] So as the strobe
            MOV BX, 0Fh ] : delay for STB = 0 200ns(7) 0.5
            STROBE, DEC BX
            JNZ STROBE
            MOV AL, 01h ] : STB bar = 1
            OUT DX, AL
            INC SI
            DEC CL
            JNZ POLL_BUSY ] check for number of counter
  
```

## 10.5 The 8255 Programmable Peripheral Interface PPI


↳ This IC can programm like in order to change functionality

- Intel has developed several peripheral controller chips designed to support the 80x86 processor family. The intent is to provide a complete I/O interface in one chip.
- 8255 PPI provides three 8 bit input ports in one 40 pin package making it more economical than 74LS373 and 74LS244. *IC support data 3 port each port has 8 data line*
- The chip interfaces directly to the data bus of the processor, allowing its functions to be programmed; that is in one application a port may appear as an output, but in another, by reprogramming it as an input. This is in contrast with the 74LS373 and 74LS244 which are hardwired and fixed
- Other peripheral controller chips include the 8259 Programmable Interrupt Controller (PIC), the 8253/54 Programmable Interval Timer (PIT) and the 8237 DMA controller

- ① Simple I/O
  - ② Struct I/O (hand head)
  - ③ bidirectional I/O
- IC can select number of bit of data that IC can transfer (byte-word...)


Intel 24 (can be input or output or bidirectional)

# 8255A internal



## 8255 Pins

- PA0 - PA7: input, output, or bi-directional port
- PB0 - PB7: input or output
- PC0 - PC7: This 8 bit port can be all input or output. It can also be split into two parts, CU (PC4 - PC7) and CL (PC0 - PC3). Each can be used for input and output.
- RD or WR
  - IOR and IOW of the system are connected
- RESET
- A0, A1, and CS
  - CS selects the entire chip whereas A0 and A1 select the specific port (A, B, or C)



ure 11-11 8255 PPI Chip

CSBAR	A1	A0	SELECTS:
0	0	0	Port A
0	0	1	Port B
0	1	0	Port C
0	1	1	Control Register
1	x	x	8255 not selected

*Value for A, B I select the port*

*U1 chip active*


*not active*

$24 + 8 = 32$   
 Data bus  
 $A_0 + A_1 = \text{selection line } 2$   
 $R + W = 3$   
 $V_{cc} + GND = 2$   
 $\text{Reset} + CS = 2$   
 Totaly 40

# Addressing an 8255

Explain interface the microprocessor with PP.

1 ppi occupies  
from location  
C003  
C002  
C001  
C000  
one location  
per port  
+ location  
for Control  
Reg.  
A2, A1, A0  
address of  
multiple of 2  
A0 - A2  
connect



what should be the address of port A depend of connection shown in the figure? address use address of port B is connected I/O space (isolated) or (A<sub>19</sub> - A<sub>16</sub>) [Binary mapped] are port... X... A<sub>15</sub> A<sub>14</sub> A<sub>13</sub> - A<sub>2</sub> A<sub>1</sub> A<sub>0</sub>

CS zero  
10/A  
CS zero  
active high  
invert

## 8255 Control Word Format








FIGURE 15.4 8255A Control Word Format for I/O Mode. Adapted from Intel Corporation, Peripheral Components, Family Data, Vol. 1, 1981, p. 5.

to send Control Sign to Control word  
spicud (inst) an isolated ) PPI  
memory (inst) an memory mapped )









simple (transfer data without use any control signal)  
bidirectional  
2 direc.  
transfer data with help of control signal (like hand sheet)




*in mode zero I have up to 16 cases  
 1/2 individual part:  $4^4 = 16$*



**Mode 0  
 control words  
 (I/O)**  
**(16 cases)**



**Mode 0  
 control words  
 (I/O)**



Mode 0  
control words  
(I/O)

## Mode 1: I/O with Handshaking Capability

Strobed

port A  
hand check  
port B  
hand check  
port C  
Provide control  
signal for port  
A and B  
(8 line)  
3 for A, 3 for B  
2 for I/O

need control signal

Transfer data with helping of control signal

- Handshaking refers to the process of communicating back and forth between two intelligent devices
- Example: Process of communicating with a printer
  - a byte of data is presented to the data bus of the printer
  - the printer is informed of the presence of a byte of data to be printed by activating its strobe signal
  - whenever the printer receives the data it informs the sender by activating an output signal called ACK
  - the ACK signal initiates the process of providing another byte of data to the printer
- 8255 in mode 1 is equipped with resources to handle handshaking signals


# Setup of Mode 1

Pin	MODE 1	
	IN	OUT
PA <sub>0</sub>	IN	OUT
PA <sub>1</sub>	IN	OUT
PA <sub>2</sub>	IN	OUT
PA <sub>3</sub>	IN	OUT
PA <sub>4</sub>	IN	OUT
PA <sub>5</sub>	IN	OUT
PA <sub>6</sub>	IN	OUT
PA <sub>7</sub>	IN	OUT
PB <sub>0</sub>	IN	OUT
PB <sub>1</sub>	IN	OUT
PB <sub>2</sub>	IN	OUT
PB <sub>3</sub>	IN	OUT
PB <sub>4</sub>	IN	OUT
PB <sub>5</sub>	IN	OUT
PB <sub>6</sub>	IN	OUT
PB <sub>7</sub>	IN	OUT
PC <sub>0</sub>	INTR <sub>B</sub>	INTR <sub>B</sub>
PC <sub>1</sub>	IBF <sub>B</sub>	OBF <sub>B</sub>
PC <sub>2</sub>	STB <sub>B</sub>	ACK <sub>B</sub>
PC <sub>3</sub>	INTR <sub>A</sub>	INTR <sub>A</sub>
PC <sub>4</sub>	STB <sub>A</sub>	I/O
PC <sub>5</sub>	IBF <sub>A</sub>	I/O
PC <sub>6</sub>	I/O	ACK <sub>A</sub>
PC <sub>7</sub>	I/O	OBF <sub>A</sub>

IN ← mode ← port A \*  
 3, 4, 5 ← Control signal from C  
 out ← mode 1 ← port A \*  
 bit 3, 6, 7  
 IN ← mode 1 ← port B \*  
 0, 1, 2  
 remaining bit from C (IN direction) 6, 7  
 remaining bit from C (out) 4, 5

port A (strapped) input u, output k  
 inp or out  
 Port B  
 Port A  
 remaining data line


## Mode 1 (configuration of port A)








# Mode 1 (configuration of port B)



# Mode 1 Strobed Output

Obsv 2 port B & port A like



## Mode 1 Strobed Output Signals

- **OBF<sub>A</sub>** (output buffer full for port A)
  - indicates that the CPU has written a byte of data into port A
  - must be connected to the STROBE of the receiving equipment
  - Goes back high again after ACK'ed by the peripheral.
- **ACK<sub>A</sub>** (acknowledge for port A)
  - through ACK, 8255 knows that data at port A has been picked up by the receiving device
  - 8255 then makes OBF<sub>A</sub> high to indicate that the data is old now. OBF<sub>A</sub> will not go low until the CPU writes a new byte of data to port A.
- **INTR<sub>A</sub>** (interrupt request for port A)
  - it is the rising edge of ACK that activates INTR<sub>A</sub> by making it high. INTR<sub>A</sub> is used to get the attention of the microprocessor.
  - it is important that INTR<sub>A</sub> is high only if INTE<sub>A</sub>, OBF<sub>A</sub>, ACK<sub>A</sub> are all high
  - it is reset to zero when the CPU writes a byte to port A
- The 8255 enables the monitoring the status signals INTR, OBF, and INTE for both ports A and B. This is done by reading port C into the accumulator and testing the bits. This feature allows the implementation of polling

56

35

## Mode 1 Input Ports with Handshaking Signals

- **STB**
  - When an external peripheral device provides a byte of data to an input port, it informs the 8255 through the STB pin. STB is of limited duration
- **IBF** (Input Buffer Full)
  - In response to STB, the 8255 latches into its internal register the data present at PA0-PA7 or PB0-PB7.
  - Through IBF it indicates that it has latched the data but it has not been read by the CPU yet
  - To get the attention of the CPU, IBF activates INTR
- **INTR**
  - Falling edge of RD makes INTR low
  - The RD signal from the CPU is of limited duration and when it goes high the 8255 in turn makes IBF inactive by setting it low
  - IBF in this way lets the peripheral know that the byte of data was latched by the 8255 and read into the CPU as well.
- The two flip flops INTEA and INTB are set/reset using the BSR mode. The INTEA is enabled or disabled through PC6 and INTEB is enabled or disabled through PC2.

361

# Mode 2 Strobed Bidirectional I/O

- ▶ In this Mode Port A is A bidirectional I/O port *in both direction*
- ▶ Port C Provide the control functions for both directions
- ▶ To select this Mode D7 and D8 of the control register should be 1's (i.e. 11XXXXXX). *select-mode 2*

*if A configure in mode 2 he need 3 control signal*

*3 imp, 3 out*  
*6 → all pins interconnect common bus*

*data line*  
*control line*  
*bidirect*  
*data*  
*control*  
*line*

## Setup of Mode 2

Pin	MODE 2
	GROUP A ONLY
PA <sub>0</sub>	↔
PA <sub>1</sub>	↔
PA <sub>2</sub>	↔
PA <sub>3</sub>	↔
PA <sub>4</sub>	↔
PA <sub>5</sub>	↔
PA <sub>6</sub>	↔
PA <sub>7</sub>	↔
PB <sub>0</sub>	—
PB <sub>1</sub>	—
PB <sub>2</sub>	—
PB <sub>3</sub>	—
PB <sub>4</sub>	—
PB <sub>5</sub>	—
PB <sub>6</sub>	—
PB <sub>7</sub>	—
PC <sub>0</sub>	I/O or INTR <sub>B</sub>
PC <sub>1</sub>	I/O or OBF <sub>B</sub> or IBF <sub>B</sub>
PC <sub>2</sub>	I/O or ACK <sub>B</sub> or STB <sub>B</sub>
PC <sub>3</sub>	INTR <sub>A</sub>
PC <sub>4</sub>	STB <sub>A</sub>
PC <sub>5</sub>	IBF <sub>A</sub>
PC <sub>6</sub>	ACK <sub>A</sub>
PC <sub>7</sub>	OBF <sub>A</sub>

*port B (mode 0)*

*control signal for port A*

**MODE 0 OR MODE 1 ONLY**

*also mode 2*

**Mode 0 or 1 (port B)**

*use 3 control signal if B in mode 1 (0,1,2) in/out 1st bus*

*Out → INTR  
 OBF  
 Ack*      *IN → INTR  
 IBF  
 STB*




# Combined Modes (cont'd)

bidirectional الانزواج، 5 control signal

Port A-mode 2  
Port B-mode 1 (output)


3 control signal

MODE 2 AND MODE 1 (OUTPUT)




K assume X=0  
11000100  
C4

Note that all bits of PC are used for control



in order to enable and disable interrupt for A or B

## Bit set/reset Mode (BSR mode)



BIT SET/RESET  
1 = SET  
0 = RESET  
enable  
disable

BIT SELECT

0	1	2	3	4	5	6	7
0	1	0	1	0	1	0	1
0	0	1	1	0	0	1	1
0	0	0	0	1	1	1	1

enable interrupt bit 6  
bit 6 set/reset  
bit 2, 4...

- 000 (bit 0)
- 001 (bit 1)
- 010 (bit 2)
- ...
- 111 (bit 7)

Determine which bit of the 8 bits of port PC to be set or reset

enable interrupt for port A?  
set bit number 6 of port C using BSR mode

D<sub>7</sub> D<sub>6</sub> D<sub>5</sub> D<sub>4</sub> D<sub>3</sub> D<sub>2</sub> D<sub>1</sub> D<sub>0</sub> RD

port B  
0000 010  
2  
011  
set/reset

PC6  
1 1 0  
set/reset

control 42  
Res.

# Example 1: BSR mode

The interrupt control flag INTEA for port A is controlled by PC6. Using the BSR mode of 8255A. What configuration code must be written to the control register to set it to enable this control flag?

Solution:

1. D7=0
2. INTEA is to be set, hence, D0=1
3. To select PC6 then D3 D2 D1=110.
4. The remaining bits are don't care.

So.....

Control register =  $0XXX1101$  or  $00001101$ .  
set 00h

# Example 2: BSR mode

Assume that the 8255 is mapped to the address 0080H in the I/O space:  
address port A = base address isolated

83 Address Control Reg

Ex: Write a BSR word subroutine to set PC7 and PC3

To Set PC7 → 0FH : To set PC3 → 07H

enable  
 $00001111$        $00000111$   
enable      7

MOV AL, 0FH } PC7  
 OUT 83H, AL }  
 MOV AL, 07H } PC3  
 OUT 83H, AL }

write to control word


**Note that we sent two different control words to the control register to set, respectively, PC7 and PC3.**

00001111

microprocessor with several ppi by using address decoder.

## 8255 implementation of parallel I/O ports

Fig 10.21




8255 parallel I/O ports in 8088 based Microcomputer.

8255 implementation of parallel I/O port

I want to interface microprocess 8086

eight 8255-PPI (odd address)

eight 8255-PPI (even address)



8255 parallel I/O ports in 8086 based Microcomputer.

8 + 8 = 16 PPI  
3x8, 3x8  
2x4 decoder  
8 = low 4 bits high 4 bits

46


32 ~ 4x16

# Example 1:

What must be the address bus inputs of the circuit shown in Fig 10.21 if port C of PPI 14 is to be accessed?

Answer:

- To enable PPI 14, the decoder 74138 must be enabled and O7 must be 0 (active), G2B=0 and CBA=111.
- A<sub>0</sub>=0 to enable decoder (74138) and A<sub>5</sub>A<sub>4</sub>A<sub>3</sub>=111
- Port C of PPI is selected A<sub>1</sub>A<sub>0</sub>=10 or (A<sub>2</sub>A<sub>1</sub>=10 from the bus)
- The rest of addresses are don't care



# Example 2:

Assume that PPI 14 of Fig 10.21 is configured so that Port A is output and C and B are inputs. All in mode 0. Write a program that input data from ports C and B and then find the difference between C and B (PC-PB) and then output it to port A?

Config the ppi

Answer: 10001011 [control word] = 8B. I should send it to address register. C, B, A address (بني بجمع ال address) I should send it to address register. 07 must be 0 (active), G2B=0 and CBA=111

A<sub>0</sub>=0 to enable decoder (74138) and A<sub>5</sub>A<sub>4</sub>A<sub>3</sub>=111

Port A address = 00111000 = 38H  
 Port B address = 00111010 = 3AH  
 Port C address = 00111100 = 3CH

mult of 2 number. Even; A<sub>0</sub>=0 multiple of 2; A<sub>2</sub>A<sub>1</sub>

003E (value of the control register)

How AL, 8B out 3E AL sp id kizlo assume lfo i> configured

```

IN AL, 3AH : read port B
MOV BL, AL : save data from port B
IN AL, 3C : read port C
SUB AL, BL
  
```


move AL, 8B out 3E, AL

OUT 38H, AL  
 (address port A)



# Memory-processor data transfer

7



Misaligned word

49

## Memory mapped I/O

- I/O devices can be mapped to the memory address space.
- MPU looks at the I/O port as a storage location in memory.
- In micro-computer with M-M I/O, some memory addresses are dedicated for I/O port.

### Advantages:


- Instruction that affect data in memory are used for I/O instead of special I/O instruction.
- Hence, much more instructions and addressing modes are available for I/O operation.
- For example data transfer can be performed not only with AL and AX but also with the other internal registers.

### Disadvantages:


- Slower operations than those specially designed for I/O
- Part of memory space is lost.

50

# Memory-mapped I/O



# Memory-mapped I/O



# Example 1 for M-M I/O:

Which I/O port in Fig 10.23 is selected for operation when Memory address bus contains 00402H

which port and PPI?

Answer:

- Convert to binary: 00000000010000000010
- Then, we find, A10=1 and A0=0 and IO/Mprime=0 (memory operation)
- Now, A5A4A3=000, then PPI 0 is selected
- Moreover, A2A1=01, then Port B of PPI 0 is selected.

معتبري ان address و PPI و اي port select  
 يعني A10 و A0 لسن عدول تاكين على ال enable  
 و بيان اي PPI و اي port select

او في نم سؤال بيوتي

address و cct

و بي غير ال cct

لكن بي بي عاد ال address

non of ppi select

address decoder, اذا ما كان سوال بحكيه


binary لل

لازم اتأكد اذا



# Example 2 for M-M I/O:

Write a sequence of instruction to initialize the control register of PPI 0 in Fig 10.23 so Port A is output and ports B and C are inputs, all ports in mode 0.



Answer:

- Control register = 10001011 = 8BH
- Memory address of PPI0 = 000000000100000000110 = 00406
- Code:

DS هون لتي ان تكون zero

```
MOV AX, 0
MOV DS, AX
MOV AL, 8BH
MOV [406H], AL
```

```
MOV [406H], 8B
```

DS: 406 ← offset address  
 لتي يكون ال address  
 نفيه ما يروح على  
 address تاتي  
 لو كان فينجه تات

DS ← shift left  
 و بيها بي بيها ال offset

## Example 3 for M-M I/O:

- ▶ Assume the same configuration of Example 2. Write a sequence of instruction so that the content of B and C are ANDED then output the result to port A.

▶ Answer:

1. Address of the ports: address port A=00400, address port B=00402, and address port C=00404.

2. Code:

```
MOV AX, 0
MOV DS, AX
MOV AL, 8BH
MOV [406H], AL
MOV BL, [402H]
MOV AL, [404H]
AND AL, BL
MOV [400H], AL
```

in previous example

بزرگ اہم دوسرا ہے

AND AL, [402]

بہتر بل and  
Key: (الثانی) memory

result

لازم کیونکہ 2 رجسٹر

لہذا نتائج کو محفوظ کرنا memory

# **Microprocessor Systems**

## **Chapter 11**


### **Interrupt Interface of 8088/8086 Microprocessors**

# INTERRUPT INTERFACE

Interrupts provide a mechanism for quickly changing program environment.

The section of the program which the control is passed: Interrupt Service Routine, ex: For printers it is the printer driver.


8088 and 8086 interrupts: 256



Called Interrupt type number or vector we have 256 interrupt handler in order to serve the event.

256 interrupts are supported by 8088/8086. They are categorized into 5 Categories

- \* external device or event request a service from microprocessor
- \* Normally operation in microprocessor exclude main program.



32-255 (user defined) we have a relationship between interrupt # and start address of the handler. (check slide)

Microprocessor saves execution of the main program normally

Microprocessor suspend execution

Give attention to the interrupt (event)

Program return to the main program he send (address) to the main program

Program return to the main program how? by executed special program called

Interrupt handler or Interrupt service routine


\* For each event we have a unique interrupt handler to serve service interrupt

after return to the main program

Interrupt handler (vector old value of IP) interrupt handler (vector old value of IP) interrupt handler (vector old value of IP)

## 8088/8086 Interrupts

- An interrupt is an external event which informs the CPU that a device needs service
- In the 8088 & 8086 there are a total of 256 interrupts (or interrupt types)
  - INT 00
  - INT 01
  - ...
  - INT FF
- When an interrupt is executed, the microprocessor automatically saves the flags register (FR), the instruction pointer (IP) and the code segment register (CS) on the stack and goes to a fixed memory location.
- In 80x86, the memory location to which an interrupt goes is always four times the value of the interrupt number
- INT 03h goes to 000Ch



in the beginning of memory at address zero we have a Table (IVT) in this Table we store the starting address of Interrupt handler of each Interrupt number.

## Interrupt Service Routine

- For every interrupt, there must be a program associated with it
- This program is called an Interrupt Service Routine (ISR)
- It is also called an interrupt handler
- When an interrupt occurs, CPU runs the interrupt handler but where is the handler?

- In the Interrupt Vector Table (IVT)

Total number is 256 Interrupt and each has Interrupt handler.

0 - 255  
06 - FF  
FF \* 4

INT Number	Physical Address	Contains
INT 00 <i>each 2 byte from 2 Vector</i>	00000h <i>occupied 4 byte 2 Pair IP, 2 Pair CS</i>	IP0:CS0 <i>2 byte 2 byte</i>
INT 01	00004h <i>5 6 7 bytes</i>	IP1:CS1
INT 02	00008h <i>8 9 10 "</i>	IP2:CS2
...	...	...
INT FF	003FCh <i>3FD 3FE 3FF</i>	IP255:CS255


Logical address from IP Base + offset from CS

and each number contain 2 byte

### Vector Table

address 01 and INT #  
 0x0 → 0  
 1x4 → 4  
 2x4 → 8  
 ...  
 INT # XY + 2 → address of CS

(0 - 255) \* 4 = 1024 (1024) byte






## Interrupt Vector Table

- Interrupt vector table consists of 256 entries each containing 4 bytes.
- Each entry contains the offset and the segment address of the interrupt vector each 2 bytes long.
- Table starts at the memory address 00000H.
- First 32 vectors are spared for various microprocessor operations.
- The rest 224 vectors are user definable.
- The lower the vector number, the higher the priority.  
*serve the less number*

WT 32

WT 4

# Interrupt Vector Table



- Contains 256 address pointers (vectors)
- These pointers identify the starting location of their service routines in program memory.

Loaded to this part of memory as a system initialization or as a firmware

Simple firmware typically resides in ROM or OTP/PRAM, while more complex firmware often employs flash memory to allow for updates. Common reasons for updating firmware include fixing bugs or adding new features.

## Example

For example: vector 50: CS and IP? <sup>decimal</sup>


Physical Address 200 =  $(4 \times 50) = \underline{200} = 11001000 =$   
C8H <sup>decimal  $\rightarrow$  hexa</sup>

000C8 contains IP: and 000CA contains CS information  
<sup>+2  $\Rightarrow$  new for CS</sup>

- INT 12h (or vector 12)
- The physical address 30h ( $4 \times 12 = 48 = \underline{30h}$ )  
contains  
0030h and 0031h contain IP of the ISR  
0032h and 0033h contain CS of the ISR

## Interrupt instructions

- Interrupt enable flag (IF) causes external interrupts to be enabled.
- INT n initiates a vectored call of a subroutine.
- INTO instruction should be used after each arithmetic instruction where there is a possibility of an overflow.
- HLT waits for an interrupt to occur.
- WAIT waits for TEST input to go high.



any req from any External device will ignore

# Interrupt Instructions

Mnemonic	Meaning	Format	Operation	Flags Affected
<b>CLI</b>	Clear interrupt flag	CLI	0 → (IF)	<u>IF</u>
<b>STI</b>	Set interrupt flag	STI	1 → (IF)	<u>IF</u>
<b>INT n</b>	Type n software interrupt Interrupt request will be accepted by micro. It should execute this instruction and its take one operand (n) Interrupt vector number	INT n	(Flags) → (SP) - 2 0 → TF, IF (CS) → (SP) - 4 (2 + 4 · n) → (CS) (IP) → (SP) - 6 (4 · n) → (IP) (SP) → (IP) (SP) + 2 → (CS) (SP) + 4 → (Flags) (SP) + 6 → (SP)	<u>TF, IF</u>
<b>IRET</b>	Interrupt return Reverse operation of Interrupt instruction	IRET	(SP) → (IP) (SP) + 2 → (CS) (SP) + 4 → (Flags) (SP) + 6 → (SP)	<u>All</u>
<b>INTO</b>	Interrupt on overflow	INTO	INT 4 steps	<u>TF, IF</u>
<b>HLT</b>	Halt 4 = n → INT n Interrupts Internal 0, 1, 2, 3, 4	HLT	Wait for an external interrupt or reset to occur	None
<b>WAIT</b>	Wait	WAIT	Wait for TEST input to go active	None

Set & reset Interrupt flag

IP = CS:IP  
2C02A = 2C000:IP  
X:IP = 2942A:0

0 1 2 3 4

subsequent operation of micro (Interrupt) (0-4)

HLT subsequent operation of micro

base on test signal (if Test = 0 (active) so, it's (we wait)

0 - 31  
0 1 2 3 4

Interrupt flag

after top of stack (IP = 2)

push pop

## The Operation of Real Mode Interrupt

1. The contents of the **FLAG REGISTERS** are pushed onto the stack
2. Both the interrupt (IF) and (TF) flags are cleared. This disables the INTR pin and the trap or single-step feature. (Depending on the nature of the interrupt, a programmer can unmask the INTR pin by the STI instruction)
3. The contents of the code segment register (CS) is pushed onto the stack.
4. The contents of the instruction pointer (IP) is pushed onto the stack.
5. The interrupt vector contents are fetched, and then placed into both IP and CS so that the next instruction executes at the interrupt service procedure addressed by the interrupt vector.
6. While returning from the interrupt-service routine by the instruction IRET, flags return to their state prior to the interrupt and operation restarts at the prior IP address.

- ① suspend operation of main program
- ② push value into the stack flag, CS, IP
- ③ calculate new value of IP, CS  
by multiply number ~~for~~ by 4 to get address new  
IP, +2 to get CS
- ④ jump to exact interrupt handling
- ⑤ last instruction is return to pop the 11  
old value and return to execute program

First 5 instructions are the most priority

# INT 00 (divide error)

Called: *divide error* (مقسمة على صفر)  
*zero in division* (صفر في القسمة)

$$\frac{92}{0} = \frac{Ax}{0} \text{ undefined}$$

```
MOV AL, 92 // AL=92
SUB CL, CL // CL=0
DIV CL : 92/0 undefined
```

يمكن الرقم الناتج (النتيجة) أن يكون أكبر من حجم الذاكرة  
*size the data is larger than the destination*

Also invoked if the quotient is too large to fit into the assigned register

```
MOV AX, 0FFFFh
MOV BX, 2
DIV BL
```

$$\frac{0FFFF}{2} = \text{undefined}$$

*النتيجة أكبر من حجم الذاكرة*

## : WRITE A DIVIDE ERROR ISR

label

label *special byte (allocate)*

Prompt db "Division by zero attempted"  
*جاءت القسمة على صفر*

Diverf: PUSH DX

Mov ah, 09h

Mov dx, offset prompt

int 21h

POP DX

ret

dx register

push body

فيها الـ dx register

store this in memory  
 string UI

Subroutine  
 PUSH body  
 body الـ dx register  
 POP body  
 body الـ dx register

رجوع إلى مكان البداية  
 return to main program

3x 255  
 20-FF  
 Interrupt [2]h  
 ah register  
 down string  
 dx offset الـ dx register  
 header

# INT 01 (Single Step)

(Trap) Trap الى استخدام  
 Plug = 1 -> Single Stepping mode  
 enable DX

(will execute program instruction by execution and show the output of each instruction, we execute for first instruction of program then interrupt (INT 01))

- \* In executing a sequence of instructions, there is often a need to examine the contents of the CPU's registers and system memory.
- \* This is done by executing one instruction at a time and then inspecting the registers and memory
- \* This is called the tracing or the single stepping
- \* TF must be set (D8 of the flag register)

لنفس instruction step  
 Return to Program  
 Execute instruction  
 اول Single Step  
 تنفيذ instruction step  
 الال ذن : (tracing) debugging

بعض ال instructions  
 PUSH و POPF  
 في stack memory

تويك XOR  
 Reset AND

بعض ال instructions في stack  
 Push و Pop  
 في stack

```

PUSHF (Push Flag Reg into stack after top of stack)
POPA (General purpose register)
POP AX (AX register)
OR AX, 00000001 (set low 8 (low Flag))
PUSH AX (AX register)
POPF (Pop Flag Reg)
    
```



## Other Interrupts

- INT 02h (NMI)
  - Intel has set aside INT 02h for the NMI interrupt *non maskable*
  - There is an NMI pin *use sake of* on the CPU
  - If the NMI pin is activated by a H signal, the CPU jumps to 00008H *2x4* to fetch the CS:IP of the ISR associated with NMI
- INT 03h (breakpoint) *similar to single step*
- INT 04H (signed number overflow) or INTO, *interrupt use after execution group of int not one*
  - If OF=0 goes to 00010h to get the address of the ISR
  - Otherwise, it is equivalent to NOP
- Example: Use debug dump command to see the IVT
  - D 0000:0000 0013

# Differences between INT and CALL

2 type of subroutine

Programs -  
 [near (within code segment)  
 far  
 (Programs in other code segments)]

❖ A CALL FAR instruction can jump any location within the 1 MB address range but INT mn goes to a fixed memory location in the Interrupt Vector Table to get the address of the interrupt service routine

do same thing → @ push old value

@ jump to other location  
 @ after finish return to main program

If I want to call a new I want to exchange just IP

If I want to call far I want to change CS and IP

❖ A CALL FAR instruction is used by the programmer in the sequence of instruction in the program but externally activated hardware interrupt can come at any time

❖ A CALL FAR cannot be masked but INT mn in hardware can be blocked.

❖ A CALL FAR saves CS:IP but INT mn saves Flags and CS:IP

❖ At the end of the subroutine RET is used

whereas for Interrupt routine IRET should be the last statement

Difference:

① Far do push the value CS:IP but INT push 2 Flags, CS:IP  
 push 1st 31 pop 31 call call

② call far I should executed this call but if I have interrupt instruction depend in priority (execute or ignore)

Like external hardware interrupt for number to the number. There


⑤ Interrupt can happen in any time not like in call

④ Priority of prog. can write any subroutin and store it in any location but interrupt should store in specific location


③ I know when I execute the call instruction. Interrupt → 3500, 3501, 3502

# External Hardware Interrupt Interface

Connect the Interrupt device with microprocessor 8088



(a)



(b)

(0-31) system defined

all Max data line interrupt

## Minimum Mode

Because the MAX bin to VCC

- ✓ The interrupt circuitry must identify which of the pending interrupts has the highest priority.
- ✓ Then passes its type number to the MPU
- ✓ The MPU samples the INTR at the last clock period of each instruction execution cycle. Its active high level must be maintained.
- ✓ When recognized INTRA generated.

check microp sample the value after finish IV  
 بيا بعتن على ال Interrupt و IV  
 سواش على ال Program

data line multiplex with address  
 Carry data so microp manage Interrupt request and send it to microp. to serve it. (should send its number)

(2) In order to request Interrupt type number and send it over data line after that microp. to remain step

Device 1, 2, 3  
 1/1/1  
 Priority number 1 higher and

send IFs  
 (1) in order to inform the Interrupt ckt has been accepted when microp. received to Interrupt request he will check the value of IF if set to 1 microp accept the Interrupt in order

the step that will help the external hardware in order to manage request in external hardware devices


- ① External HW will connected directly to external HW interrupt ckt by using (Interrupt input) = 242  
 the device that request service is one and the device not use any service is zero
- Active request. they will be resolved by external hardware in order to understand what of one that has higher priority
- ② External resolved priority of device active request.
- ③ after defined the higher priority it will rise to Interrupt req. signal to microp

## External hardware-interrupt Interface

- Minimum mode hardware-interrupt interface:
  - 8088 samples INTR input during the last clock period of each instruction execution cycle. INTR is a level triggered input; therefore logic 1 input must be maintained there until it is sampled. Moreover, it must be removed before it is sampled next time. Otherwise, the same interrupt Service is repeated twice.
  - $\overline{\text{INTA}}$  goes to 0 in the first interrupt bus cycle to acknowledge the interrupt after it was decided to respond to the interrupt.
  - It goes to 0 again the second bus cycle too, to request for the interrupt type number from the external device.
  - The interrupt type number is read by the processor and the corresponding int. CS and IP numbers are again read from the memory.

# Maximum Mode-External hardware interrupt.


the operation in Maximum  
not general control signal



Microp:  
2 state (low 2)  
to Coprocessor in order to gen  
interrupt ack.  
① inform device  
in order to request  
accept  
② in order to request number  
of interrupt to be send  
over data line

- difference this way to generate microp:
- ① in Minimum mode directly control signal
  - ② in Maximum mode send status code and byte  
the value to Coprocessor generate control signal


# Maximum Mode-External hardware interrupt (cont'd)



Status inputs			CPU cycle	8288 command
$\bar{S}_2$	$\bar{S}_1$	$\bar{S}_0$		
0	0	0	Interrupt acknowledge	$\overline{INTA}$
0	0	1	Read I/O port	$\overline{IORC}$
0	1	0	Write I/O port	$\overline{IOWC}, \overline{AIOWC}$
0	1	1	Halt	None
1	0	0	Instruction fetch	$\overline{MRDC}$
1	0	1	Read memory	$\overline{MRDC}$
1	1	0	Write memory	$\overline{MWTC}, \overline{AMWC}$
1	1	1	Passive	None


2 status by  
cod to generate

# 11.6 External Hardware-Interrupt Sequence





# External hardware-interrupt Sequence




**Figure 11-9** Interrupt acknowledge bus cycle (Reprinted by permission of Intel Corporation. Copyright/Intel Corp. 1979)


micro send 2 acknowledge by using 2 different bus cycles

## Interrupt Sequence

- The interrupt sequence begins when external device requests service by activating one of the interrupt inputs.
- The external device evaluates the priority of this interrupt
- $INTTR \rightarrow 1$
- 80x86 checks for the  $INTTR$  at the last T state of the instruction
- Check for IF before granting  $INTA$




## Interrupt Sequence




- 80x86 initiates the INTA bus cycle. During T1 of the first bus cycle ALE is sent and bus is at Z state and stays high for the bus cycle.
- LOCK is provided in maxmode operation
- During the second interrupt acknowledge bus cycle, external circuitry gates one of the interrupts 20 → FF onto data bus lines
- Must be valid during T3 and T4 of second bus cycle

## Interrupt Sequence



- ❖ Two word read operations are performed.
- ❖ The type number is internally multiplied by 4
- ❖ The contents in this location is fetched and loaded into IP
- ❖ Then type number \* 4 + 2 content is loaded into CS




- DTR and DEN are at logic zero and IO/M is at 1.
- Next save the contents of the flag register
- TF and IF are cleared
- CS and IP are pushed
- 
- Upon return by IRET
- CS and IP are popped
- Flags are popped

# Interrupt Example

2IC in order to implement a simple external hardware

DPP and input part



(In order to generate req.)

SomeVale, Connect US 151 request all 5bits directly

D-PP, CLK expanded input

WTR Ex request be enable INTR in order to change

Interrupts the microprocessor each time the interrupt request signal has a transition from 0 → 1. The corresponding interrupt number generated by the hardware in response to  $INTA$  is 60H

- ① Q general WTR
- microprocessor check the IP
- IP equal to generate
- WTR and CLK the DPP (not to generate)
- and enable the input part in order to switch when microproc.
- request the interrupt number, then
- generate like XY to get address of IP
- and finish new value then jump to handle
- then returns pop value

# Interrupt Example

- An interrupting device interrupts the microprocessor each time the interrupt request input has a transition from 0 to 1.
- 74LS244 creates the interrupt type number 60H as a response to INTA

• Assume:

- CS=DS=1000H MOV AX, 1000
- SS=4000H MOV DS, AX

IP <sup>always</sup> ~~the~~ <sup>offset</sup> Main program offset is 200H MOV AX, 400

Count (counts the number of interrupts) offset is 100H

Interrupt-service routine code segment is 2000H MOV BX, 0

Interrupt-service routine code offset is 1000H MOV DS, AX

Stack has an offset of 500H to the current stack segment MOV ES, 180

Make a map of the memory space organisation MOV DS, 180



Write a main program and a service routine to count the number of positive interrupt transitions.

make memory map show all this?

cd 31 310  
 DFF 31 310  
 input pin


segment update ds  
 enable Interrupt  
 STI (IF=1)

# Memory organization



Govv Govv  
 Loop do  
 Wait for interrupt  
 Jump label  
 Interrupt call  
 subprogram

push & pop use



(c)

(b)

# Program

```
;Main Program, START = 1000H:0200H
```

```
START:
```

```
MOV AX, 1000H ; Setup data segment at 1000H:0000H
```

```
MOV DS, AX ; DS = 1000
```

```
MOV AX, 4000H ; Setup stack segment at 4000H:0000H
```

```
MOV SS, AX ; SS = 4000
```

```
MOV SP, 0500H ; TOS is at 4000H:0500H
```

```
MOV AX, 0000H ; Segment for interrupt vector table
```

```
MOV ES, AX ; ES = 0000
```

```
MOV AX, 1000H ; Service routine offset
```

```
MOV [ES:180H], AX ; [ES:180H] ← 1000
```

```
MOV AX, 2000H ; Service routine segment
```

```
MOV [ES:182H], AX ; [ES:182H] ← 2000
```

```
STI ; Enable interrupts
```

```
HERE: JMP HERE ; Wait for interrupt
```

```
; Interrupt Service Routine, SRVRTN = 2000H:1000H
```

```
SRVRTN:
```

```
PUSH AX ; Save register to be used
```

```
MOV AL, 10100H ; Get the count
```

```
TNC AL ; Increment the count
```

```
DAA ; Decimal adjust the count
```

```
MOV [0100H], AL ; Save the updated count
```

```
POP AX ; Restore the register used
```

```
RET ; Return from the interrupt
```

(d)

*Handwritten notes:*  
 10100H → 10100H  
 push 10100H  
 .pop 10100H  
 decimal 10100H  
 hexa  
 AL ← 10100H

*Handwritten notes:*  
 HERE: wait interrupt  
 unconditional jump (HERE loop)

*Handwritten notes:*  
 signed or  
 absolute value  
 10100H

*Handwritten notes:*  
 10100H  
 2000H

*Handwritten notes:*  
 10100H  
 count



# 8259 Programmable Interrupt Controller

- The 8259 programmable interrupt controller (PIC) adds eight vectored priority encoded interrupts to the microprocessor.
- This controller can be expanded to accept up to 64 interrupt requests. This requires a master 8259 and eight 8259 slaves.
- Vector an Interrupt request anywhere in the memory map.
- Resolve eight levels of interrupt priorities in a variety of modes, such as fully nested mode, automatic rotation mode, and specific rotation mode.
- Mask each of the interrupt request individually
- Read the status of the pending interrupts, in-service interrupts and masked interrupts.

Can be programmed simultaneously

① I can support multiple devices

not like one device with 8

master - slave mode

8 - 64 mode

and I can change the interrupt type number also can change the value to select the priority.

RR uses highest priority

priority




# Block Diagram

82C59A (PDIP, CERDIP, SOIC)

TOP VIEW


28 Pin



PIN	DESCRIPTION
D7 - D0	Data Bus (Bidirectional)
$\overline{RD}$	Read Input
$\overline{WR}$	Write Input
A0	Command Select Address
$\overline{CS}$	Chip Select
CAS 2 - CAS 0	Cascade Lines
$\overline{SP/EN}$	Slave Program Input Enable
INT	Interrupt Output
$\overline{INTA}$	Interrupt Acknowledge Input
IR0 - IR7	Interrupt Request Inputs

Send Interrupt type & interrupt data bus

# 8259 System Bus




address decoder  
 address bus 151  
 direct bus 151  
 CS

CASCADE LINES  
 to other PIC

possible single di chip

cascade  
 1 master/slave  
 0 mode

single master mode



SLAVE PROGRAM/  
 ENABLE BUFFER

INTERRUPT REQUESTS

external HW or connect with other PIC

82C59A STANDARD SYSTEM BUS INTERFACE


Interrupt. 01 05

# 82C59A Programmable Interrupt Controller

- Block diagram of 82C59A includes 8 blocks
  - 8259 is treated by the host processor as a peripheral device.
  - 8259 is configured by the host processor to select functions.
- Data bus buffer and read-write logic: are used to configure the internal registers of the chip.

When I received second interrupt I also remove the bit  
 handle it as if it's end of interrupt  
 ISR bit will remove (clearing)  
 (clearing the bit)

connect control and address  
 same command has A0=0 an other A0=1  
 to connect and command. master with slave.  
 master want to connect with slave. 0  
 so keep the number zero  
 0 0 1  
 0 0 0  
 0 1 0  
 1 0 0  
 1 0 1  
 1 1 0  
 1 1 1




# 82C59A Programmable Interrupt Controller

- Control Logic INT and INTA<sub>̄</sub> are used as the handshaking interface.
  - INT output connects to the INTR pin of the master and is connected to a master IR pin on a slave. INTA<sub>̄</sub> is sent as a reply.
  - In a system with master and slaves, only the master INTA<sub>̄</sub> signal is connected.  
*و يمكن تعريف اخرى  
الى INTA<sub>̄</sub> مع اى  
معالج*
- Interrupt Registers and Priority Resolver: Interrupt inputs IR<sub>0</sub> to IR<sub>7</sub> can be configured as either level-sensitive or edge-triggered inputs. Edge-triggered inputs become active on 0 to 1 transitions.
  - 1. Interrupt request register (IRR): is used to indicate all interrupt levels requesting service.
  - 2. In service register (ISR): is used to store all interrupt levels which are currently being serviced.
  - 3. Interrupt mask register (IMR): is used to enable or mask out the individual interrupt inputs through bits M<sub>0</sub> to M<sub>7</sub>. 0 = enable, 1 = masked out.
  - 4. Priority resolver: This block determines the priorities of the bits set in the IRR. The highest priority is selected and strobed into the corresponding bit of the ISR during the INTA<sub>̄</sub> sequence.
    - The priority resolver examines these 3 registers and determines whether INT should be sent to the MPU

## 82C59A Programmable Interrupt Controller

- **Cascade-buffer comparator:** Sends the address of the selected chip to the slaves in the master mode and decodes the status indicated by the master to find own address to respond.
  - Cascade interface  $CAS_0$ - $CAS_2$  and  $SP^-/EN^-$ :
    - Cascade interface  $CAS_0$ - $CAS_2$  carry the address of the slave to be serviced.
    - $SP^-/EN^-$ 
      - :=1 selects the chip as the master in cascade mode
      - :=0 selects the chip as the slave in cascade mode
      - :in single mode it becomes the enable output for the data transiver

## Interrupt Sequence



- 1) One or more of the INTERRUPT REQUEST lines (IR0 - IR7) are raised high, setting the corresponding IRR bit(s).
- 2) The 82C59A evaluates those requests in the priority resolver with the IMR and ISR, resolves the priority and sends an interrupt (INT) to the CPU, if appropriate.
- 3) The CPU acknowledges the INT and responds with first INTA pulse.
- 4) During this INTA pulse, the appropriate ISR bit is set and the corresponding bit in the IRR is reset (to remove request). The 82C59A does not drive the data bus during the first INTA pulse.
- 5) The 80C86/88/286 CPU will initiate a second INTA pulse. The 82C59A outputs the 8-bit pointer onto the data bus to be read by the CPU.
- 6) This completes the interrupt cycle. In the **Automatic End of Interrupt (AEOI)** mode, the ISR bit is reset at the end of the second INTA pulse. Otherwise, the ISR bit remains set until an appropriate **End of Interrupt (EOI)** command is issued at the end of the interrupt subroutine.



## Fully Nested Mode


(Special Fully Nested mode)

- It prioritizes the IR inputs such that IR0 has highest priority and IR7 has lowest priority
- This priority structure extends to interrupts currently in service as well as simultaneous interrupt requests
- For example, if an interrupt on IR3 is being serviced ( $IS3 = 1$ ) and a request occurs on IR2, the controller will issue an interrupt request because IR2 has higher priority.
- But if an IR4 is received (or any interrupt higher than IR2), the controller will not issue the request
- Note however that the IR2 request will not be acknowledged unless the processor has set IF within the IR3 service routine
- In all operating modes, the IS bit corresponding to the active routine must be reset to allow other lower priority interrupts to be acknowledged
- This can be done by outputting manually a special nonspecific EOI instruction to the controller just before IRET
- Alternatively, the controller can be programmed to perform this nonspecific EOI automatically when the second INTA pulse occurs


# Interrupt Process Fully Nested Mode

different subroutines (subroutines)

I execute the main program in same point received interrupt request



# Initialization Sequence



at least 2 Command Cascaded 3-4

دليل 131  
 و 89  
 1999 ليدو use  
 cascade bit.  
 ICW1  
 131 و 89  
 91 و 89

دليل 131  
 Cascaded  
 3 89

clear out Interrupt Request @ selected pin and pull up  
 size 8bit

- Two types of command words are provided to program the 8259:
- 1) **The initialization command words (ICW)** Initialization PIC to basic operation is when I start to use it
  - 2) **The operational command words (OCW)** For more  $\leftarrow$  PIC is easy (more advance) more option 3 OCW 1 OCW 2 OCW 3
- Writing ICW1, clears ISR and IMR, IRR
  - Also Special Masked mode SMMI in OCW3, IRR in OCW3 and FOI in OCW2 are cleared to logic 0.
  - Fully Nested Mode is entered.
  - ICW3 and ICW4 are optional
  - It is not possible to modify just one ICW. Whole ICW sequence must be repeated

دليل 131  
 و 89  
 1999 ليدو use  
 cascade bit.  
 ICW1  
 131 و 89  
 91 و 89




# ICW2

8 bit

Select Range of Interrupt type number over input of PIC

ICW2



(MCS80/85 mode)



ICW2 Range of interrupt type number

A15 - A8 of interrupt vector address (MCS80/85 mode)  
T<sub>7</sub> - T<sub>3</sub> of interrupt vector address (8086/8088 mode)


What should be programmed into register ICW2 if type number output on the bus is to range from F0h to F7h



Suppose IR6 is set to generate the value of 6E. Generate the addresses for the other interrupts.

- IR7 = 6E
- IR6 = 6E
- IR5 = 6D
- IR4 = 6C
- IR3 = 6B
- IR2 = 6A
- IR1 = 69
- IR0 = 68

6E - 68



6E

# Content of the Interrupt Vector Byte

CONTENT OF INTERRUPT VECTOR BYTE FOR  
80C86/88/286 SYSTEM MODE

*1 case 1 post*  
*input size*

	D7	D6	D5	D4	D3	D2	D1	D0
IR7	T7	T6	T5	T4	T3	1	1	1
IR6	T7	T6	T5	T4	T3	1	1	0
IR5	T7	T6	T5	T4	T3	1	0	1
IR4	T7	T6	T5	T4	T3	1	0	0
IR3	T7	T6	T5	T4	T3	0	1	1
IR2	T7	T6	T5	T4	T3	0	1	0
IR1	T7	T6	T5	T4	T3	0	0	1
IR0	T7	T6	T5	T4	T3	0	0	0

# ICW3

Use only in Cascade mode

## ICW3 (MASTER DEVICE)


A <sub>0</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
1	S <sub>7</sub>	S <sub>6</sub>	S <sub>5</sub>	S <sub>4</sub>	S <sub>3</sub>	S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>

1) master bit  
2) Version  
Connect with slave (C) not connect (C)

## ICW3 (SLAVE DEVICE)

A <sub>0</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
1	0	0	0	0	0	0	0	0

1 = IR input has a slave  
0 = IR input does not have a slave or not connect.




Q) Suppose we have two slaves connected to a master using IR0 and IR1.

A<sub>0</sub> D<sub>7</sub> D<sub>6</sub> D<sub>5</sub> D<sub>4</sub> D<sub>3</sub> D<sub>2</sub> D<sub>1</sub> D<sub>0</sub> 03

A) The master is programmed with an ICW3 of 03h, one slave is programmed with an ICW3 of 00h and the other with an ICW3 of 01h.

ICW3 for slave 0  
D<sub>7</sub> D<sub>6</sub> D<sub>5</sub> D<sub>4</sub> D<sub>3</sub> D<sub>2</sub> D<sub>1</sub> D<sub>0</sub> IR0  
0 0 0 0 0 0 0 0 C00h  
1 0 0 0 0 0 0 0 IR1  
C01h

# Master Slave Configuration










# Example Master-Slave



- ✓ Any requests on interrupt lines INT7 through INT14 will cause IR6 to be activated on the MASTER.
- ✓ The MASTER will then examine the bit 6 in its ICW3 to see if it is set.
- ✓ If so it will output the cascade number of the SLAVE on CAS0 through CAS2.
- ✓ These cascade bits are received by the SLAVE device which examines its ICW3 to see if there is a match..
- ✓ The programmer must have programmed 110 into the SLAVE'S ICW3. If there is a match between the cascade number and ICW3, the SLAVE device will output the appropriate vector number during the second INTA pulse.


# ICW4

8 b.1

ICW4							
A <sub>0</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	SFNM	D <sub>3</sub>	D <sub>2</sub>
1	0	0	0	0	0	BUF	M/S
						AEOI	μPM

always

AEOI mode requires no commands. During the second INTA the ISR bit is reset. The major drawback with this mode is that the ISR doesn't have info on which IR is served. Thus any IR with any priority can now interrupt service routine.



BUF when 1 selects buffer mode. The SP/EN pin becomes an output for the data buffers.

When 0, the SP/EN pin becomes the input for the (MASTER/SLAVE) functionality

to set the function of the 8259 when appeared in buffered mode  
 to set the 8259 will function as the MASTER  
 will function as SLAVE

# OCW1 - OCW2

more option or features

OCW1 is used to access the contents of the INTR. A READ operation can be performed to the INTR to determine the present setting of the mask. Write operations can be performed to mask or unmask certain bits.

OCW1

A <sub>0</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
1	M <sub>7</sub>	M <sub>6</sub>	M <sub>5</sub>	M <sub>4</sub>	M <sub>3</sub>	M <sub>2</sub>	M <sub>1</sub>	M <sub>0</sub>

Interrupt Mask  
1 = Mask set  
0 = Mask reset

OCW2

A <sub>0</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
0	R	SI	EOI	0	0	L <sub>2</sub>	L <sub>1</sub>	L <sub>0</sub>

تكملة الشابتز محذوف

0	0	1
0	1	1
1	0	1
1	0	0
n	n	n
1	1	1
1	1	0
0	1	0

- Non-specific EOI command
- Specific EOI command
- Rotate on non-specific EOI command
- Rotate in automatic EOI mode (set)
- Rotate in automatic EOI mode (clear)
- Rotate on specific EOI command
- Set priority command
- No operation

0	1	2	3	4	5	6	7
0	1	0	1	0	1	0	1
0	0	1	1	0	0	1	1
0	0	0	0	1	1	1	1

IR LEVEL TO BE ACTED UPON

Controller will not confuse OCW2 with ICW1 since D4 = 1

+ L0-1,2 are used

سابقه راي  
بكونها  
in order  
يا ابراهيم  
ما بره صنف  
الاي