

تقدم لجنة EiCoM الاكاديمية

دفتر لمادة:

الالكترونيات الرقمية والدوائر المتكاملة

من شرح:

بيان الخوادة

جزيل الشكر للطالب:

بيان الخوادة



PIC
 هذه هي الخواص
 د. بسام

Section 8.3.4 discusses SPICE perimeter capacitance models further.

The drain diffusion has a similar parasitic capacitance dependent on AD , PD , and V_{db} . Equivalent relationships hold for pMOS transistors, but doping levels differ. As the capacitances are voltage-dependent, the most useful information to digital designers is the value averaged across a switching transition. This is the C_{sb} or C_{db} value that was presented in Section 2.3.1.

هذا هو الصافي
 من الكتاب
 دار CD والالكترونيك

slide 25

Example 2.2

Calculate the diffusion parasitic C_{db} of the drain of a unit-sized contacted nMOS transistor in a 65 nm process when the drain is at 0 V and again at $V_{DD} = 1.0$ V. Assume the substrate is grounded. The diffusion region conforms to the design rules from Figure 2.8 with $\lambda = 25$ nm. The transistor characteristics are $CJ = 1.2$ fF/ μm^2 , $MJ = 0.33$, $CJSW = 0.1$ fF/ μm , $CJSWG = 0.36$ fF/ μm , $MJSW = MJSWG = 0.10$, and $\psi_0 = 0.7$ V at room temperature.

SOLUTION: From Figure 2.8, we find a unit-size diffusion contact is $4 \times 5 \lambda$, or $0.1 \times 0.125 \mu\text{m}$. The area is $0.0125 \mu\text{m}^2$ and perimeter is $0.35 \mu\text{m}$ plus $0.1 \mu\text{m}$ along the channel. At zero bias, $C_{jbd} = 1.2$ fF/ μm^2 , $C_{jbdsw} = 0.1$ fF/ μm , and $C_{jbdswg} = 0.36$ fF/ μm . Hence, the total capacitance is

$$C_{db}(0\text{ V}) = \left(0.0125 \mu\text{m}^2\right) \left(1.2 \frac{\text{fF}}{\mu\text{m}^2}\right) + (0.35 \mu\text{m}) \left(0.1 \frac{\text{fF}}{\mu\text{m}}\right) + (0.1 \mu\text{m}) \left(0.36 \frac{\text{fF}}{\mu\text{m}}\right) = 0.086 \text{ fF} \quad (2.21)$$

At a drain voltage of V_{DD} , the capacitance reduces to

$$C_{db}(1\text{ V}) = \left(0.0125 \mu\text{m}^2\right) \left(1.2 \frac{\text{fF}}{\mu\text{m}^2}\right) \left(1 + \frac{1.0}{0.7}\right)^{-0.33} + \left[(0.35 \mu\text{m}) \left(0.1 \frac{\text{fF}}{\mu\text{m}}\right) + (0.1 \mu\text{m}) \left(0.36 \frac{\text{fF}}{\mu\text{m}}\right)\right] \left(1 + \frac{1.0}{0.7}\right)^{-0.10} = 0.076 \text{ fF} \quad (2.22)$$

For the purpose of manual performance estimation, this nonlinear capacitance is too much effort. An effective capacitance averaged over the switching range is quite satisfactory for digital applications. In this example, the effective drain capacitance would be approximated as the average of the two extremes, 0.081 fF.

Diffusion regions were historically used for short wires called *runners* in processes with only one or two metal levels. Diffusion capacitance and resistance are large enough that such practice is now discouraged; diffusion regions should be kept as small as possible on nodes that switch.

In summary, an MOS transistor can be viewed as a four-terminal device with capacitances between each terminal pair, as shown in Figure 2.13. The gate capacitance includes an intrinsic component (to the body, source and drain, or source alone, depending on operating regime) and overlap terms with the source and drain. The source and drain have parasitic diffusion capacitance to the body.




FIGURE 2.13 Capacitance of an MOS transistor

219
طهارة قسمة
وتب

هام

١. ترتيب الجاد حسب السلايدات
وليس حسب ترتيب الدكتور بمام
لأنه مع يعطى ch.6 قبل ch.5

٢. كنج تصوير ورقة لتقويتنا clearcheat

فقط للازم نقلها بخط اليد اد تلخيصها
بنفسك على ورقة واحدة بوجهين

٣. التركيز فقط على اسئلة السلايدات لأنه بتيجي
نسغ مع تغيير الارقام والتركيز على الكنظ
واكنا هيم والكمونات.

بيانات الكوالد

Whatsapp: 077 66 46 896

FB : / Bayan hk92

e mail : cpe-92@yahoo.com



دعواتي
Bt

nMOS

linear $V_{gs} \geq V_{th}$ $V_{ds} \leq V_{gs} - V_{th}$
 sat $V_{gs} > V_{th}$ $V_{ds} > V_{gs} - V_{th}$

$$I = \beta \left[(V_{gs} - V_{th}) V_{ds} - \frac{V_{ds}^2}{2} \right] \text{ linear}$$

$$I_{ds} = \frac{\beta}{2} (V_{gs} - V_{th})^2 = \frac{\beta}{2} (V_{gt})^2$$

→ Saturation pinches off $V_{gd} < V_{th}$

$$V_{ds} > V_{dsat} = V_{gs} - V_{th}$$

$$Q = C \cdot V \Rightarrow I = C \frac{dV}{dt}$$

pMOS

$V_{gs} > V_{th} \Rightarrow$ off
 $V_{gs} < V_{th}$ on
 $V_{ds} > V_{gs} - V_{th}$ linear
 $V_{ds} \leq V_{gs} - V_{th}$ Saturation

$$C_g = \frac{\epsilon_{ox}}{t_{ox}} wL \Rightarrow \text{gate capac.}$$

$$C_{ox} = \frac{\epsilon_{ox}}{t_{ox}} \Rightarrow C_g = C_{ox} wL$$

$$\beta = \mu \frac{\epsilon_{ox}}{t_{ox}} \frac{w}{L} = \mu C_{ox} \frac{w}{L}$$

$$\text{Voltage cross channel} = V_{gc} - V_{th} = (V_{gs} - \frac{V_{ds}}{2}) - V_{th}$$

$$\mu = \frac{cm^2}{V \cdot s} = 350$$

$$\epsilon_{ox} = 3.9 \times 8.85 \times 10^{-14} \text{ F/cm}$$

$$F = A/V$$

$$\lambda = 25 \text{ nm}$$

$$A = 10^{-10} \text{ m} = 10^{-8} \text{ cm}$$

$$t_{ox} = 10.5 \text{ \AA}$$

short channel $\lambda \leq 0.25 \mu\text{m}$

$$V_{dsat} < V_{gs} - V_{th}$$

long $\geq 0.25 \mu\text{m}$ $V_{dsat} = V_{gs} - V_{th}$

$$M_p = \frac{\mu_n}{2} \quad V_{tp} = \text{negative}$$

gate Capacitance

$$C_0 = C_{ox} wL$$

Cutoff

$$C_{gb} = C_0$$

$$\text{Linear} = S + D = C_{gs} + C_{gd} = C_0$$

$$\text{Saturation} = \frac{2}{3} C_0$$

$$C_{gs} = \frac{\epsilon_{ox}}{t_{ox}} wL = C_p w$$

$$C_p = 2 \text{ fF}/\mu\text{m}$$

$C_{sb} \pm$ bottom + body + sidewall

$$= A_s * C_{jbs} + P C_{jbsw} + W C_{jbswg}$$

A: area

$$A = w * D / w * s = 20 \cdot \lambda^2 = 0.0125 \mu\text{m}^2$$

$$C_{jbsw} = C_{jb} \left[1 + \frac{V_{sb}}{\psi_0} \right]^{-\mu_j}$$

$$C_{jbswg} = C_{jsw} \left(1 + \frac{V_{sb}}{\psi} \right)^{-\mu_{jsw} w}$$

$$P = \frac{w + 2D}{w + 2S} = 14 \lambda = 0.35 \mu\text{m}$$

$$C_{jbswg} = C_{jswg} \left(1 + \frac{V_{sb}}{\psi_{swg}} \right)^{-\mu_{jswg}}$$

$$w = 4 \lambda = 0.1 \mu\text{m}$$

$$w = 4 \lambda \quad D = S = 5 \lambda$$

$$L = 2 \lambda$$

non Ideal

$$I = \frac{\beta}{2} (V_{gs} - V_{th})^2 (1 + \lambda V_{ds})$$

$$\lambda = 0.09$$

$$V_{th} = \int \sqrt{V_{sb}}$$

nominal $\rightarrow V_{sb} = 0$

$$E = \frac{V}{L} = \frac{V_{gs}}{t_{ox}} = \frac{V_{ds}}{L}$$

$$K = \beta = \frac{\mu_n}{L} K' = \frac{\mu_n}{L} B'$$

$$\text{ratio} = \frac{\beta_p}{\beta_n}$$

First ω_{GB}

temperature / body effect

$$V_E = V_{t0} + \gamma (\sqrt{\phi_s + V_{SB}} - \sqrt{\phi_s})$$

ϕ : surface potential

$$\phi = 2 N_A k T \ln \frac{N_A}{n_i}$$

N_A : doping level

$$n_i = 1.45 \times 10^{10} \text{ cm}^{-3}$$

$$V_E = 26 \text{ mV}$$

$$\gamma = \frac{t_{ox}}{\epsilon_{ox}} \sqrt{2 q \epsilon_s N_A}$$

DIBL

$$V_{t \text{ new}} = V_{t \text{ old}} - n V_{ds}$$

$$I_{dn} = \frac{\beta_n}{2} (V_{inv} - V_{tn})^2$$

$$I_{dp} = \frac{\beta_p}{2} (V_{inv} - V_{DD} - V_{tp})^2$$

$$r = \frac{W_p V_{satp}}{W_n V_{satn}}$$

$$V_{inv} = \frac{V_{DD} + V_{tp} + V_{tn} \frac{1}{r}}{\frac{1}{r} + 1}$$

$$V_{inv} = \frac{V_{DD}}{2}, \quad r = 1, \quad V_{tn} = -V_{tp}$$

$$I_p = I_s \left(e^{\frac{V_D}{V_E}} - 1 \right)$$

$$I_{ds} = I_0 \left(e^{\frac{-V_t}{n V_t}} \right)$$

$$NM_H = V_{OH} - V_{IH} \quad V_{DD} - V_{IH}$$

$$NM_L = V_{OL} - V_{IL} \quad V_{OL} = 0$$

$$\text{delay} = \underline{RC}$$

$$V_{out} = V_{DD} e^{-t/\tau}$$

$$t_{pd} = RC \ln 2 = RC$$

$$t_{pd} = (3+3m) RC \text{ inverter}$$

20Mg

$$I_{W} = C_{ox} W L$$

$$I_{W} = \frac{W}{L} \mu C_{ox} V_{ds}^2$$

$$V_{ds} = V_{DD} - V_{gs}$$

$$V_{gs} = \frac{V_{DD}}{2}$$

$$I_{W} = \frac{W}{L} \mu C_{ox} \left(\frac{V_{DD}}{2} \right)^2$$

$$I_{W} = \frac{W}{L} \mu C_{ox} \frac{V_{DD}^2}{4}$$

$$I_{W} = \frac{W}{L} \mu C_{ox} \frac{V_{DD}^2}{4}$$

$$I_{W} = \frac{W}{L} \mu C_{ox} \frac{V_{DD}^2}{4}$$

$$I_{W} = \frac{W}{L} \mu C_{ox} \frac{V_{DD}^2}{4}$$

Ch. 5

$$\frac{w}{L} = \frac{4 \mu}{2 A}$$

$$V_{out} = V_{DD} e^{-t/\tau}$$

$$t_{pd} = RC$$

$$d = f + P$$

$$f = g \cdot h$$

$$h = \frac{C_{out}}{C_{in}}$$

$g = \frac{\text{Capacitance of Input}}{\text{Inverter Capac.}}$

$$\tau = 3RC$$

$$N_{and} = \frac{n+2}{3}, \quad N_{OR} = \frac{2n+1}{3}$$

Ring

$$T = 2Nd \quad N: \text{stages } h=1$$

$$f = \frac{1}{T \cdot \tau}$$

$$d=2$$

$$T = 2Nd$$

F04 inverter

$$\text{delay} = d * \tau = \text{second}$$

Ring :

$$T = 2Nd = 4N\tau$$

$$\therefore d = 2\tau$$

Second Condition

multi-stage

$$G = \prod g_i$$

$$H = \frac{C_{out}}{C_{in}}$$

$$P = P_1 + P_2 + \dots + P_N$$

$$d_i = f_i + P_i$$

$$F = \prod g_i; \quad h_i = \prod \hat{f}_i = (\hat{f}_i)^N$$

$$F = GHB$$

$$HB = \prod h_i$$

$$D = N\hat{f} + P = D(F)^{1/N} + P$$

Branch

$$B = \prod B_i$$

$$F = GHB \Rightarrow H = \frac{C_{out \text{ final}}}{C_{\text{first}}}$$

$$BH = \prod h_i$$

Effort delay = $N\hat{f}$

intrinsic delay = $\sum P_i = P$

$$\text{Total} = N\hat{f} + P$$

sizing :

$$\hat{f} = g \cdot h \Rightarrow$$

$$\hat{f} = g \cdot \frac{C_{out}}{C_{in}}$$

best number :

$$\hat{f} = 4$$

$$F = (\hat{f})^N \quad \text{by log assume } N=3$$

$$D = 3 \times \hat{f} + (NP) \text{ nic inv}$$

$$N = \log_4 F$$

Ch. 6

$$t_{pd} f = P + I$$

$$t_{pd} r = (P + I) \frac{M}{P}$$

$$\text{least } P \text{ delay} = \sqrt{M}$$

$$M = \frac{M_p}{M_n} = 2$$

Ch. 7

Total power = dynamic + static

$$P = I \cdot V$$

$$P = \frac{E}{\text{Time}}$$

$$E = \text{Area} = \int_0^T p(t) dt$$

$$P = \frac{1}{T} \int_0^T p(t) dt$$

$$P = I^2 R = \frac{V^2}{R}$$

$$E_C = \frac{1}{2} C V^2, E_{dis} = C_e V_{DD}^2$$

stored

$$P = \frac{E}{T} = E \cdot f$$

P switching: dynamic

$$P = \alpha C \cdot V_{DD}^2 \cdot f$$

$$E = [P \cdot T]$$

* dynamic power =

$$[\alpha C_{mem} + \alpha C_{logic}] V_{DD}^2 f$$

Probability: α

$$P_i = 1 - \bar{P}_i$$

$$\alpha_i = P_i \cdot \bar{P}_i$$

$$\text{AND}_2 = P_A P_B$$

$$\text{NAND}_2 = 1 - \text{and}_2 = 1 - P_A P_B$$

$$\text{NOR}_2 = \bar{P}_A \bar{P}_B$$

$$\text{OR}_2 = 1 - \text{NOR} = 1 - \bar{P}_A \bar{P}_B$$

$$\text{XOR}_2 = P_A \bar{P}_B + \bar{P}_A P_B$$

Static power

$$W = \begin{cases} \rightarrow \text{high} \\ \rightarrow \text{normal} \end{cases}$$

$$W = \text{no.} \times \lambda \times 0.25 \times 10^{-6} \times \%$$

$$I_{sub} = W \times V_{E_{sub}} \times \text{off } \%$$

$$I_{gate} = W_{total} \times V_{E_{gate}} \times \text{ON } \%$$

$$I_{junct} = W_{total} \times V_{E_{junct}}$$

$$\text{Total Leakage} = I_{sub} + I_{gate} + I_{junct}$$

$$\text{power} = \text{Leakage} \times V_{DD}$$

Ch. 1 + Ch. 2

Digital electronics Digital integrated ccts

DIC


Ch. 1

+ Ch. 2

⇒ integrated ccts: ⇒ many transistors on one chip.

VLSI: Very large Scale integration

Metal oxide Semiconductor: - Fast, cheap
- low power transistors
SiO2



miniaturization:

→ most important achievement in DIC

تصغير، تقليد، تسخير

- Faster
- Smaller
- Cheap: less cost
- less power
- more transistors per chip


⇒ enhance performance

Moore's Law: # transistors double every 18 months
⇒ every 1 year & half


Transistors Types

BJT
or Bipolar
Bipolar

npn
pnp



→ old technology
→ ~~old~~ Current driven
depend on current to perform operation



* 2 terminals → C
→ E


→ The 2 devices hard to scale
→ consume current ⇒ consume power
→ consume/burn power quickly
∴ Excellent amplifiers

MOSFET
metal oxide
Semiconductor

depend on the
voltage to
perform operation


MOS

→ new technology
→ voltage driven
→ low power
→ very high integration




* 4 terminals - base, gate
- source
- drain
- body


Bipolar



BJT



CMOS




If short $c \ll v = 0.2$

CMOS gates


① The Inverter

⇒ NOT gate

Using 2 Mosstransistor



A	Y
0	1
1	0





When $A=0 \Rightarrow$ base is off
no voltage on the base

\Rightarrow no current
 \Rightarrow Mos is off
 \therefore nMos: off

Then $V_y = V_{DD} \Rightarrow y$ is on

① when $A=0$ (off)


pMos \rightarrow on
nMos \rightarrow off




Mores law
transistors / 1 μ s
 \rightarrow 18 μ s
 \rightarrow 22 μ s

- n Type = extra electron
- * p Type = hole

⇒ Silicon is poor conductivity ⇒ so we add Dopants To increase conductivity



MOS transistors




داخدا MOS (فولٹیج) base اور gate سے کنٹرول ہوتا ہے
 (1) بعضہ (موجودہ) (off)
 (2) انجام دینا - Design

CMOS gates


① The Inverter

⇒ NOT gate

Using 2 Mos transistors $\left\{ \begin{array}{l} n \text{ Mos} \\ p \text{ Mos} \end{array} \right.$



A	Y
0	1
1	0





When $A = 0 \Rightarrow$ base is off
 no voltage on the base
 \therefore no current
 \therefore Mos is off
 \therefore nMos: off

Then $V_y = V_{DD} \Rightarrow y$ is on

① when $A = 0$ (off)

pMos \rightarrow on
 nMos \rightarrow off




Mores law
 transistors / 1.8x every 2 years
 $\rightarrow 1.8$ JS
 JS

⇒ Logic Gates in Digital electronics

- ① not inverter ② and ③ OR ④ NAND ⑤ NOR

⇒ Diodes: BJT transistor allows current passing in one direction

→ Current driven



Diode-transistor logic


⇒ Diode-transistor logic performs only AND / OR Functions

① AND

if

$V_{in} > V_{DC} - V_{D(on)}$
 \therefore OFF \Rightarrow OFF } 2 diodes

OFF



1	2	out
L	L	L
L	H	L
H	L	L
H	H	H

② If both are off $\Rightarrow I = 0$
 if either one is on $I = \frac{V_{DC} - V_D - V_{in}}{R_1}$


OR gate

$V_{in} > V_D \Rightarrow \underline{ON}$

1	2	out
L	L	L
H	L	H
L	H	H
H	H	H


if one at least is ON

$$I = \frac{V_{in} - V_D}{R}$$



الظفر بار
حتى لو كانت احدى سالب يتخذان يكون االبسار اكي
ك، التنازي

AND function
AND for
OFF - LOW
ON - HIGH
 $V_{in} > V_D - V_{D(on)}$
OFF - LOW
ON - HIGH



1	2	out
L	L	L
L	H	L
H	L	L
H	H	H


It either one is on $I = V_{cc} - V_D - V_{in}$
If both are off $I = 0$
 R_1

Bipolar Junction Transistor

① Cut off
 $V_B - V_E < 0.7$
 $I = 0$

Forward
 inverse
 $V_{BE} = 0.7$

Saturation
 $V_{BE} > 0.7$
 $= 0.8$
 $V_{CE} = 0.2$



$$I_E = I_B + I_C = (\beta + 1) I_B$$


Resistor Transistor Logic (RTL)

→ Inverter
Bipolar

$V_i - GND \geq 0.7$


سaturaion
 اذا كان V_i كبيراً، V_o يكون صغيراً
 اذا كان V_i صغيراً، V_o يكون كبيراً

V_i	V_o
L	H
H	L



RTL: NAND/NOR gates



① NAND




1	2	V_o
L	L	H
H	H	L
L	H	H
H	L	H

كيف
 C.W


② NOR




BJT




② DTL:



DTL inverter



⇒ DTL / NAND






0	0	1
0	1	1
1	0	1
1	1	0



TTL → forward reverse
 Key OFF saturation

TTL : transistor - transistor logic

① TTL inverter : → safe
 → but slow




② TTL NAND Gate

if one input < V_{il}
 $Q_1 \Rightarrow$ OFF

all > $V_{ih} \Rightarrow Q_1$: saturation


$I_B + I_C = I_{E1} + I_{E2} + I_{E3}$

$\sum I_{Ei} = (\beta + 1) I_B$



Emitter-Coupled logic

① 2 modes only :




② fastest switching

TTL is not


③ highest power dissipation of all logic families
 fast but sensitive

① Basic ECL current switch




TTL	ECL
- safe	- sensitive
- slow	- fast

② Resistor EC current switch



③ ECL NOR/OR ~~switch~~ Gate



TTL

①

connected to The key BJT

②

connected to The first BJT

~~ECL NOR/OR Gate~~
~~Resistor EC current switch~~

~~ECL NOR/OR Gate~~




ECL	TTL
non-inverting	inverting
fast	slow

Gates Ji GRIST-

1 CMOS **inverter**

CMOS




2 ~~Diodes~~ Diodes (Bipolar transistor)

DRL


AND DRL OR
Diode-Resistor logic

Diode Resistor
logic

1 AND




2 OR




3

BJT RTL 1 Resistor 2 transistor logic


1 Inverter



2 NAND



3 NOR




4

DTL

Diode-transistor logic


12

1) inverter



D_1 is connected to The Key
 ↓
 first Diode

2) NAND Gate



D_2 is connected to the first Diode D_1


NAND = AND + inverter
 DTL = AND DTL + inverter
 RTL

5


TTL

transistor transistor logic

1) inverter



2) NAND




5


ECL

Emitter - Coupled Logic


1 Base ECL Current Switch



2 Resistor EC current switch



3 ~~NAND~~ NOR/OR




Lecture 3

3 terminals
Gate / Drain / Source

CMOS


Lecture 3: Steps

nMOS




⇒ Current flow Controlled by Gate

pMOS




$V_{CC} \uparrow$ V_{DD}
 $V_{SS} \downarrow$ T T \downarrow ground
heavy

always in Reverse Bias



⇒ Current Source → Drain

SiO_2 : very good insulation material



⇒ n+, n+ source and The Drain are separated by p material

عاده ال Diode تكون في ال Reverse Bias

*** Reverse**

⇒ no conduction between The 2 terminals
∴ no current

*** n MOS**

⇒ when ~~I~~ applying V_G = create layer of electrons where are conducting between 2 terminals

- apply voltage on the gate
- open tap

من فتح الكتيبة

⇒ ~~we~~ Cannot build $n^+ - n^+ - n^+$: Then will be short cct always

but we only need to allow / stop electrons

① ⇒ Voltage on Gate ⇒ electrons ⇒ short cct ⇒ conducting mode

فتح الكتيبة

→ **P Substrate material**
↳ only for nMOS

material of silicon which holds cct but contain of p material


* electrons : n+ (-)
* holes : p+ (+)

but in pMOS must be a well of n type material in order not to build short cct

* pMos

⇒ nMos. في الـ VDD

The source & The Drain are p material



⇒ applying U_g on The Gate: Create layer of holes between The 2 terminals


→ but make sure that to substrate is only for nMos

- N Mos connected ⇒ ground (p substrate)
- P Mos connected ⇒ VDD (n well)
- why: to keep Diode in reverse mode

mask: a layer of some material

→ في الـ VDD, الـ D, الـ S, الـ GND, الـ VDD

* wafer: slide of silicon




Fabrication Steps

- Start with blank wafer
- building from inverter from bottom up

photo lithography → Cover entire surface of silicon with photo Resist

① material of photo sensitive material

② phase amask




Steps

① Silicon wafer on P substrate is covered with O₂

⇒ oxidation : SiO₂ Growing on the top of wafer
 $H_2O \xrightarrow{O_2} SiO_2$


∴ we get



Step 2

2] photoresist : photo sensitive light-sensitive material


Covers wafer with light-sensitive material



Step 3


3] Lithography

remove soft ~~light~~ photo
remove light-sensitive where
n-well mask should be built



- poly silicon : SiO_2 as
- after n-well is built inside wafer
- very thin layer of gate oxide

by chemical vapor Deposition CVD polysilicon
material covers thin gate oxide



step 4: Etch

كيف تاصقة ان ازالة ادر hard لها acid فعينه يتلفه ازالة ادر soft فيكاسية


after The light - sensitive material is removed but SiO2 will resist the n-well ..

SiO2 (oxide) is etched with acid

تخلص منه حتى يستطيع اذخال ادر n-well

=> only attack oxide where resist has been exposed

الكردف منه هذه الالبقة وال lithography في ادر ادر SiO2 كجزء من




Strip photoresist

قطع ادر photoresist

مع الخلط من لادو العبيقة من photoresist بمزجة mixture of acids

مع العلم ان ادر SiO2 يكون photor. Resistance و انما لا تترك



Step 6


n-well

الن-well تخذ وتعمل بقرود
كأصه

n-well is Formed with

- Diffusion ^{gas}
- Ion implantation

- old
- cheap



- more accurate
- more expensive
- new technology


Step 7

poly silicon

1- deposite Thin layer of gate oxide

The Gate is made of polysilicon

but in order not to make short cct between drain and the source ~~to~~ \Rightarrow gate oxide (SiO_2) must be deposited



Step 8

polysilicon patterning


تخرقة ال poly
بعض في الاشاد
Gate poly

Pattern polysilicon for
 $\begin{cases} \rightarrow nMOS\ gate \\ \rightarrow pMOS\ gate \end{cases}$

nMOS وال pMOS

لithography ال \Rightarrow نقية الخرسنة ال
oxide ال, Poly ال \Rightarrow ال poly ال

nMOS ال
pMOS ال




\Rightarrow we get 2 Gates


تكون

Step 9 | self-aligned process

1. Cover with oxide




2. mask to expose where n+ Dopants should be Diffused to [Drain, source] => nMos
 [n.well contact] => pMos with metal



Step 10 | N-Diffusion


- form n+ regions
- Gates are not Diffused => polysilicon better than metal because it doesn't melt during Diffusion n+



Step 11 : P-Diffusion

Same steps $\left\{ \begin{array}{l} \rightarrow \text{Oxidation} \\ \rightarrow \text{Etch} \\ \rightarrow \text{Diffusion} \end{array} \right\} \Rightarrow \text{for } P^+ \text{ regions}$

\Rightarrow for P^+ source, drain \Rightarrow PMOS
for P^+ substrate contact \Rightarrow nMOS




Step 12 : Contacts

1. deposit layer of oxide oxide no etch with
layer of oxide is thickened
2. etch oxide regions where contacts are needed

Step 13 : metalization

- covers metal over the wafer
- pattern & remove excess metal



Complete chip



\therefore chip: set of masks

Distance between source & drain \Rightarrow length of channel

feature size $\Rightarrow 2\lambda = F$

$\lambda = \frac{F}{2}$


width = f
length = λ



width/length = $4\lambda / 2\lambda$

if $f =$


$L = 2\lambda$



Transistor Theory and DC Characteristics

Theory

DE - DIC



analysis

DS

- * voltage is constant in the ckt
- simpler
- value of the voltage of current is constant condition

* حركة الالكترونات في اتجاه حركة التيار


Transient

- voltage is dynamic
- focus on delays:
- * how does it take to change input or output for certain value

c.g: inverter: invert value
 ↓
 this change needs delay

low → high
 delay: how it take to make this transition


- ① How delays
- ② How power



if there is volt on the gate: tap is on
 no voltage: channel is off

→ in n Mos ⇒ normal mode is idle
 ⇒ but conduction happens by establishing a channel by create layer of electrons under the Gate by applying + charge on the Gate

← عند تطبيق الجهد الموجب على G سوف تنجذب الإلكترونات (سحب) وتقع بين ال S و ال D



* ملاحظة هامة :-
 ← تطبيق الجهد الموجب على Gate
 هذا يفتح المسار يوجد تيار ،
 ولأنه لا يوجد حواجز ، ولأنه تيار ،
 جهات يكون هناك فرق جهد بسبب
 بتوليد تيار كهربائي
 ← التيار

Conditions to Create Conduction Channel :-

1. positive charge on Gate which create virtual plus electrons
2. voltage difference to create current ⇒ pressure

voltage difference

by 2 electrical fields :


لتنشيط القناة
 فتح القناة
 ← الجهد : فرق الجهد : التيار : مجال كهربائي

Vertical

builds channel

Horizontal

later
 Sweep electrons ⇒ create current



charge


$$Q = C \cdot V$$

Capacitor

Current: + \Rightarrow -
 electrons: - \Rightarrow +
 تيار في الاتجاه المعاكس

$$\frac{dQ}{dt} = C \cdot \frac{dV}{dt} \Rightarrow I = C \cdot \frac{V}{\Delta T}$$

Channel = Gate + body (Capacitor) \Rightarrow P-substrate



① accumulation: The Gate Connected to Low Voltage (-) or to ground (0V) and the Diode is Reverse Bias \rightarrow OFF state \Rightarrow only holes in absence of electrons

② Depletion: when applying positive charge on the gate \rightarrow repels the holes \Rightarrow still no conducting mode

المناطق المحيطة بـ Gate فارغة ولا تحتوي على إلكترونات حرة
 hole \leftarrow
 electron \leftarrow

The positive charge Not strong

③ Inversion: positive charge is strong \rightarrow Invert type of material

تحويل نوع المادة
 الإلكترونات بوفرة

$$V_G \geq V_T \Rightarrow \text{Threshold}$$



voltage when device is conducting

* في الحالة المحيطة بـ substrate
 holes ولا تكفي لجذب الـ electrons

Voltage controls only on/OFF modes on The Gate
 → Mos ⇒ VG
 ↓
 Consume power less than BJT


BJT
 I_B →
 Consume more power

Mos Terminals



The Region operations

- 1. Cutoff
- 2. linear
- 3. Saturation



$V_G > V_{th}$

1. **Cut-off** region : region where there is no **channel**

↳ The Tap Key is OFF switch: open


diode: reverse bias

Current between Drain & source = 0

Gate * * * * *
 * * * * *
 * * * * *
 Channel I_{DS}

1

Cut-off mode




$V_{gs} < V_t$

accumulation operation mode

$I_{ds} = 0$

Cut off : non-conducting mode

Conducting modes



2 Linear

conducting mode

Depletion + inversion

$V_d > V_s$ الكهروضوئية

النفاذ من الكهروضوئية (النافذ)

$d \rightarrow s$


electrons: $s \rightarrow d$

I_{ds} increases with V_{ds}

$I \uparrow \quad V_{DS} \uparrow$ عند بلوت R

\Rightarrow more voltage on the gate = more current in the channel
 \Rightarrow زيادة الجهد على البوابة = زيادة التيار في القناة


$V = IR$ linear relation



V_t : $V_{threshold}$
 العتبة التي بدأ ترك فتح الحنفية.

③ $V_{gd} > V_t$
 ④ $V_{gs} > V_t$

\Rightarrow more voltage on gate more electrons in channel



① $V_{gs} > V_{gd} > V_t$

② $V_{ds} > 0 \ \&\& \Rightarrow \ V_{ds} \leq V_{gs} - V_t$

Relation between Current I_{ds} & V_{DS} (I_{ds} characteristics)



$$I = \beta \left[(V_{gs} - V_t) V_{ds} - \frac{V_{ds}^2}{2} \right]$$

$$\frac{I}{ds} = \beta \left[V_{gs} - V_t - \frac{V_{ds}}{2} \right]$$

* توضيح :-
 الكهروضوئية تكون العتمة ضئيلة دونه
 وهو التوزيع V_{ds}^2 ومنها غير
 فاضلة بعينه الاعتبار منط
 تصل في الحساب ومنها جزءه هو
 عتمة يبين انها تقدر
 ولو عتمة قليل على V_{ds}

3 Saturation Conducting mode


- Channel pinches off
- I_{ds} indep. V_{ds}
- Current saturates



- 1 $V_{gd} < V_t$
- 2 $V_{ds} > V_{gs} - V_t$
- 3 $V_{gs} > V_t$

⇒ voltage at drain will be larger than gate voltage $- V_t$

at moment when channel is pinched



$V_{ds} = V_{gs} - V_t$
if $V_d > V_g$

Source ground

In saturation region
same current - no change

$$I_{ds} = \beta \frac{(V_{gs} - V_t)^2}{2}$$

$$I_{ds} = \beta \frac{(V_{gt})^2}{2}$$

$V_{gt} = V_{gs} - V_t$
 $= V_g - V_t$

independent of V_{ds}

في الرسمة ان يظن
cct ان ال
Graph

Time = $\frac{L}{v} = \frac{L}{\mu \cdot E}$

$\epsilon_{ox} = 3.9 \times 8.85 \times 10^{-14}$

Channel

بدأ بالمشققات للمعادن كان

Linear region

$$d Q = d C \cdot V$$

$$I = C \cdot \frac{V}{Dt}$$

$$V = V_{gc} - V_t$$

* Voltage Cross Channel


← V_t مفقود
 V_t lost to establish channel

Vertical
 $C = C_g$: Capacitor cross Channel

$$C_g = \frac{\epsilon_{ox} W L}{t_{ox}}$$

t_{ox} : Thickness of oxide (isolation area)

permissivity of space ⇒ ϵ_{ox}



$$C_{ox} = \frac{\epsilon_{ox}}{t_{ox}}$$

$$C_g = C_{ox} W L$$

$$V = V_{gc} - V_t = \left(V_{gs} - \frac{V_{ds}}{2} \right) - V_t$$

V_{gc} : Voltage on Gate applied

$$\epsilon_{ox} = 3.9 \epsilon_0$$

$V = \mu \cdot E$ → electrical field
 Velocity Constan

$$\beta = \mu C_{ox} \frac{W}{L}$$

∴ Current equation for Linear region

$$I_{Linear} = \beta \left[\underbrace{(V_{gs} - V_t)}_{V_{GT}} V_{ds} - \frac{V_{ds}^2}{2} \right]$$

$$\therefore I = \beta \left[V_{GT} V_{ds} - \frac{V_{ds}^2}{2} \right]$$

منطقة الخطية (Linear region)
 - في المنطقة الخطية
 - ينظر تأثير V_{ds} في التيار
 linear region

Cutoff

Linear

Saturation

$V_{gs} < V_t$

$V_{gs} > V_{gd} > V_t$

$V_{gd} < V_t$

$V_{gs} \geq V_t$

$V_{gs} > V_t$

$V_{ds} \leq V_{gs} - V_t$

$\therefore V_{gd} < V_{gs}$

$V_{ds} > V_{gs} - V_t$

$I_{ds} = 0$

$I_{ds} = \beta \left[(V_{gs} - V_t) V_{ds} - \frac{V_{ds}^2}{2} \right]$

$I_{ds} = \beta \frac{(V_{gs} - V_t)^2}{2}$

$I_{ds} = \beta \left(V_{gs} V_{ds} - \frac{V_{ds}^2}{2} \right)$

$I_{ds} = \beta \frac{V_{gs}^2}{2}$

e.g. $t_{ox} = 100 \text{ \AA}$

$\mu = 350 \text{ cm}^2 / \text{V}\cdot\text{s}$

$\beta = \mu C_{ox} \frac{W}{L}$

$V_t = 0.7$

$C_{ox} = \frac{\epsilon_0 \epsilon_r}{t_{ox}}$

$\frac{W}{L} = \frac{4}{2} \text{ \AA}$

$\epsilon_0 = 3.9 \times 8.85 \times 10^{-14} \text{ F/cm}$
 $\frac{W}{L} = \frac{4}{2} \text{ \AA}$
 $L = 2 \text{ \AA}$

$\beta = \frac{350 \text{ cm}^2}{\text{V}\cdot\text{s}} \cdot \frac{3.9 \times 8.85 \times 10^{-14} \text{ F}}{100 \times 10^{-8} \text{ cm}} \cdot \frac{W}{L}$

$= 12080 \times 10^{-6}$

$= 120 \frac{\mu\text{A}}{\text{V}^2} \cdot \frac{W}{L}$

$A = 10^{-10} \text{ cm}$

$\epsilon_0 = 3.9 \times 8.85 \times 10^{-14} \frac{\text{F}}{\text{cm}}$

mobility = $\frac{\text{cm}^2}{\text{V}\cdot\text{s}}$

$Q = C \cdot V$

$I = C \cdot \frac{V}{s}$

$A = F \cdot \frac{V}{s}$


$F = \frac{A \cdot s}{V}$

$\frac{\mu F}{\text{V}\cdot\text{s}} = \frac{\mu \frac{A \cdot s}{V}}{\text{V}\cdot\text{s}} = \frac{A}{\text{V}^2}$

$F_A = F \cdot V$

$F = \frac{A}{V}$

example:



$$V_{gs} = V_g - V_s = 3 - 0 = 3$$

$$V_{ds} = 5 \text{ V}$$

$$V_{ds} > V_{gs} - V_t$$

$$5 > 3 - 1$$

$$5 > 2 \quad \checkmark$$

② Saturation mode


assume

$$V_t = 1 \text{ volt}$$

① if $V_{gs} \geq V_t$

$$3 \geq 1 \quad \checkmark$$

∴ in conducting mode either linear or saturation



if $V_{gs} < V_t \Rightarrow$ off state

in n Mos

Vdsat

by default long
① Long channel

$$L = 0.25 \mu\text{m}$$


$$V_{dsat} = V_{gs} - V_t$$

② Short channel

$$L < 0.25 \mu\text{m}$$

$$V_{dsat} < V_{gs} - V_t$$

linear



$V_{dsat} = V_{gs} - V_t$

V_{dsat} : depend on technology of transistor

Channel pinches off in saturation if

$$V_{gd} < V_t$$

Process = 65 nm (actual length of process) ~~=~~

length between 2n+ = 25 nm (minimum drawn length)

$\lambda = 25 \text{ nm}$

$w = 4\lambda \Rightarrow 100 \text{ nm} = 0.1 \text{ } \mu\text{m}$

$L = 2\lambda \Rightarrow 50 \text{ nm} = 0.05 \text{ } \mu\text{m}$


$\beta = \mu C_{ox} \frac{W}{L}$

$C_{ox} = \frac{\epsilon_0}{t_{ox}}$


$A^{\circ} = 10^{-8} \text{ cm}$

$f = \frac{A}{V} \text{ Amper Volt}$



$\epsilon_0 = 3.9 \times 8.85 \times 10^{-14} \frac{f}{cm}$



long channel



$\frac{W}{L} = \frac{4\lambda}{2\lambda} = 2$



electron



n Mos

electrons



p Mos

holes



① The higher voltage is Drain and lower is Source

① higher is Source and lower is Drain

② Current $D \rightarrow S$

② Current $S \rightarrow D$

③ μ_n : larger mobility

③ μ_p : Mobility of holes is lower than Mobility of electrons

④ larger Current

④ less Current 2-3 lower than μ_n

⑤ faster


⑤ Slower

⑥ everything is opposite than p Mos


must be wider than nMos To provide same current

⑥ $V_{tp} = -0.3 V$

$V_{tn} = 0.3 V$
 $V_{Gs} = +$



every thing greater in n Mos will be less / lower in p Mos



every thing positive \Rightarrow negative n Mos \Rightarrow negative p Mos

$V_{gs} > V_{tn}$ / $V_{gs} < V_{tp}$


n Mos $V_{gs} > V_{tn}$, $V_{ds} > 0$

$\frac{\mu_n}{\mu_p} = 2$

Capacitance in n Mos




Any 2 conductors separated by insulator = capacitance

When There is a channel: ON state



① Gate Capacitance:

Vertical capacitance is created by





channel with overlaps

* overlap: SiO₂ over n+ material

② Diffusion Capacitance:

S/D region Source/drain Capacitance with body



horizontal capacitance when their thin n+ material with p-type then there is Diffusion region around source & drain will caused capacitance




$$C_o = C_{ox} WL$$

Channel Components :

- 1- gate channel source
- 2- " " Bulk
- 3- " " drain
- 4- gate drain overlap
- 5- " source



Channel Capacitance
 overlap ^{أكبر} _{لذلك}
مضاعفة أقل




Total Capacitance of gate from drain = Channel component + overlap component

Total = gate drain overlap capacitance + gate channel drain capacitance

Total capacitance @ Gate ⇒ الجزء في 5 الجزء

#



gate capacitance : gate & channel component

at Cut-off state: Capacitance created by bulk component by holes

all capacitance between Gate & bulk


Bulk Capacitance gate فيان ال عند تطبيق V_t ال

تخفي وتقل قيمتها لان وقتها ال

ويبدأ ~~تزيد~~ ينشأ ال

↑ drain / source capacitance increases

يغير الحجم نفسه



Saturation

في حالة ال

drain component

لا يوجد

Channel

ال به ال

pinched

عند كسب ال

Source

Channel-source

يغير لدينا μ

Channel-Bulk

← 1 =

source-gate-overlap

← 2 =

← 3 =


Capacitor in Saturation region = $\frac{2}{3}$ max value

Linear = C_0

Cut off = C_0

Saturation = $\frac{2}{3} C_0$

- wall away from channel, ~~here~~ has special capacitance
- wall next to channel has special capa.
- bottom has



⇒ assume channel with source --

$$C_{gs} = \frac{\epsilon_{ox}}{t_{ox}} WL = C_{perm} \underbrace{W}_{\text{per unit}}$$

Diffusion Capacitance

- 1] bottom capacitance (floor): P-type with n+
- = Junction Capacitance * Area S/D

per unit area

$$\text{Area} = \underbrace{W * D}_{\text{or}} \underbrace{W * S}$$

Generally bottom capacitance = factor * Area

factor = JBS Capacitance
 ↳ junction body to source capacitance
 ↳ in drain lets use JBD

V_{SB} = differential voltage (source & body)

2] Side wall Capacitance

Total source diff capacitance

$$C_{sb} = AS * C_{jbs} + PS * C_{jbsw}$$

bottom
per length

walls side
perimeter
per length

or

$$A = WD$$

$$A = WS$$

or

$$(PS) = W + 2D$$

$$= W + 2S$$

$$C_{jbs} = C_{jsw} \left(1 + \frac{V_{SB}}{\psi_0} \right)^{-M_{jsw}}$$

$$C_{jbswg} = C_{jsw} \left(1 + \frac{V_{SB}}{\psi_{swg}} \right)^{-M_{jswg}}$$

- $n = 10^9$
- $p = 10^{12}$
- $F = 10^{15}$
- $\lambda = 0.25 \mu m$
- $w = 4 \lambda$
- $l = 2 \lambda$
- $D = 5 \lambda$
- $s = 5 \lambda$

side wall abutting channel


$$C_{jbswg} = C_{jsw} \left(1 + \frac{V_{SB}}{\psi_{swg}} \right)^{-M_{jswg}}$$

shrink channel → larger electrical field
electrons will collide with side atoms

Short channel enters saturation region very quickly

Current has value but @ cutoff state is useless

if transistors are shrunked they will saturate quickly and ϵ_{ox} very small



الانحراف سيء بدرجة
 لجعل كهربائي قوي
 اما ان ~~تكون~~ تيسر في
 ال SiO_2 او تلتك داخل
 ال gate

electrons which are trapped in SiO_2 will change the threshold of device

Then we need higher V_t : need higher voltage to establish channel

shrink distance \Rightarrow larger electrical field electrons will collide with SiO_2 atoms



NonIdeal Transistor Theory

⇒ what happens when we shrink transistor:
using super technology

nMOS

Shrinking transistor: shrink physical

dimensions of device




↓ after shrinking

⇒ ① lateral electrical field

$$E_H = \frac{V_{ds}}{L}$$

$v = \mu E_{lat}$
velocity



⇒ ② Vertical electrical field


$$E_V = \frac{V_{gs}}{t_{ox}}$$

⇒ Shrinking using super technology with same behaviour and same parameters to get smaller devices and faster
⇒ we want to get super technology

Shrinking t_{ox} & L ⇒ lateral & vertical E goes ↑

long channel ⇒ $25 \text{ nm} = 0.25 \mu\text{m}$

long channel is better because the current is greater ~~where the~~ since the current is the blood of the transistor base of conduction



we don't prefer short channel

- Velocity Saturation
- mobility degradation

⇒ vertical electrical field : to establish channel between Gate & body

⇒ lateral: push electrons S → D

1* **Velocity Saturation!** : Shrinking transistors then the lateral electrical field then the velocity of electrons increases up to limit ⇒ electrons collides with SiO₂ then decrease electrons speed in SiO₂ ⇒ saturates quickly

→ increasing lateral electrical field causes electrons be sucked by Gate (+ charge) and some electrons be trapped in SiO₂ causing increasing N_t because if we want to establish a channel we need higher voltage front of a layer of electrons in SiO₂

I_{ds} < expected

- ⇒ maybe this happens:
- ① long time operation device
 - ② sensitive devices / sensitive ccts.

⇒ when electrons sucked to gate not drain then we have leakage current

② **mobility degradation:** decreasing μ & increasing vertical E causing increasing V_{gs} when electrons be sucked to gate and go out oxide and slowing their velocity.

* increasing V_{gs} increases Current Saturation :-
because of :

- ① velocity saturation \Rightarrow lateral E
 - ② mobility degradation \Rightarrow vertical E
- } reduce Current in the device

Channel length modulation


Current does change with ~~V_{gs}~~ V_{ds} but slightly (useless change)

λ : channel length modulation
 $\lambda = 0.09$

$$I_{ds} = \frac{\beta}{2} (V_{gs} - V_t)^2 (1 + \lambda V_{ds})$$

non ideal


(Saturation Current)



\Rightarrow short channel by increasing The Depletion region \Rightarrow increasing V_{ds}

body effect

\Rightarrow body affects on ① channel Through depletion region & affects on ② V_t



1 \rightarrow increasing V_{bs} (V_{SB}) increases V_t


2 \rightarrow increasing V_{ds} $V_t \downarrow$

لأنه ربح يغير حركة الإلكترونات و V_t أقل

كناج V_t أعلى لتجربك
الإلكترونات من \leq

3 \rightarrow increasing $L \Rightarrow V_t \uparrow$

لأنه بيننا إسم V_t لتجربك
الإلكترونات من طول أعلى و أكبر



Summary of Effects

non-ideal effects

46

1. Shrinking Transistor
2. Velocity Saturation
3. mobility degradation
4. Channel length modulation.
5. body effect
6. drain-induced barrier lowering
7. Short channel effect.
8. Leakage Current
9. temperature
10. Depletion region
11. electrical field

body effect: increasing V_{sb} but
 since $b \rightarrow \text{Grounded}$
 increasing $V_s \Rightarrow$ need higher V_t
 $V_t = f(\sqrt{V_{sb}})$ function
 more work to establish channel
 increase Δ between s & b
 $V_s \uparrow \quad V_t \downarrow$

drain-induced barrier lowering:
 increasing $V_d \Rightarrow$ making creating channel easier
 $\therefore \downarrow V_t \quad V_d \uparrow \quad V_t \downarrow$


short channel effect: \Rightarrow increasing Depletion region
 $L \uparrow \quad V_t \uparrow$
 increasing length of channel making creating it
 need higher V_t

electrons \rightarrow L \rightarrow V_t
 L \rightarrow V_t

leakage Current : When transistor in OFF


happens when transistor is in off-state

from ~~state~~ to ~~state~~



and This because of 3 reasons (sources) :

- 1) SubThreshold Current
- 2) leakage Gate
- 3) Diffusion leakage




⇒ will be partially on

1) subThreshold Current:

at $V_g = 0$ $V_s = 0$

because of the activity of surrounded ccts activity of other circuits and no actual activity in this transistor



GND is switching

Gnd is switching due to other ccts

ON transistor $V_{gs} > V_{th}$
 OFF transistor $V_{gs} < V_{th}$

SubThreshold Conduction: $V_{gs} < V_{th} \Rightarrow$ off state
 Current drops off exponentially.

GND $V_{gs} < V_{th}$

Sub $V_{gs} < V_{th}$ leakage

When channel is ON

2. Gate leakage in off-state


Ideally $I_g = 0 \Rightarrow$ non ideal \Rightarrow slightly changing

but reducing thickness of oxide \Rightarrow reducing number of atomic layers

Electrons tunnel (goes through) or sucked to the gate causing leakage current

leakage current کان الے تو x
is

کے باکوں سے الے




Vertical field -
tox -

3. Diffusion leakage: off-state

When Diode is Reverse-biased

(p+n) \Rightarrow Diode in RB




\Rightarrow any Diode in reverse biased has a leakage current

Small value

Temperature effects on Transistor

as temperature goes up ↑




makes $I \downarrow$
 makes $I \downarrow$



makes $I \uparrow$
 makes $I \uparrow$

$I = \beta \dots$
 $\beta = \mu \dots$

$I = V_{gs} - V_t$




لزيادة I هذا تزداد أم تنقص



impact (effect) of μ is stronger
 then $I_{ds} \downarrow$ with increasing Temperature

تسبب حركتنا
 Cooling Center
 تسبب تساقط
 التيار

هذا الكلام كله مقبال n/Mos
 اذا طلبت في pMos و هو العكس



not to waste
 Power & slow Current

Vertical electrical field attracts electrons
 To open (create) channel

⇒ modeling is needed to reduce the complexity

Slide : 35, 36, 37, 38 read

mobility degradation: from vertical E

⇒ lateral : accelerates the electrons : The more voltage
 The higher current


→ faster electrons : more current

electrons faster than holes

عندما يزداد ال E فان سرعة ال e في P تزداد
 وحتى في معينة (critical) يكتفون ان يزداد حينها الحد.

critical electrical field:

The value of E when it
 E increases after it
 The speed of electrons
 will not increase



long channel better than short channel

since we need more current

short saturates quickly

$$E = \frac{V}{L}$$

اذا كانت L كبيرة من راحة توصال
 critical اذن افضل

Current In saturation region it does has dependency on V_{ds} but its weak and usually neglected

not entirely ind on V_{ds}

λ : channel length modulation $\rightarrow dL$

$$I_{ds} = \frac{\beta}{2} (V_{gs} - V_t)^2 (1 + \lambda V_{ds})$$

$\lambda = 0.09$
Small

تقلبات في المقاومة
 $L = 2\lambda$


Depletion Region: region between n & p

where there is no any carrier.

width of DR \uparrow as Reverse bias \uparrow

Depletion region increases as V_d increases

$$L_{eff} = L - L_{dl}$$



Threshold effects V_t

non ideal

52

V_t : The needed Voltage to be applied on the gate to create a channel and allowing the current to start from S to D

\Rightarrow ideal: V_t is constant

V_t has weak depends on:

3 depends

Body Voltage (Body effect)

V_t depends on

Voltage between source & body
p-type. V_{SB}

if S not grounded

Then $V_{SB} > 0$

but there is dependency

$$V_t = f(\sqrt{V_{SB}})$$

Nominal Threshold

$$\therefore V_{SB} = 0$$

Source: grounded

eg: increasing V_{SB} $0 \rightarrow 0.6$

V_t increasing by 0.04

Drain Voltage
D-I B L effect

off


↓
Depletion

on

channel length modulation in saturation

Channel length
short channel effect

Third effect



as length of channel becomes longer $\Rightarrow V_t$ be larger

if long channel we need large

V_t to establish long channel with large number of electrons need larger work \Leftarrow potential


second effect of Drain Voltage effects of DIBL

V_d by 2 modes ways

off
in Cut-off mode

applying more voltage on Drain then more Depletion area L_d be larger and L_{eff} be smaller

⇒ Drain is moving toward source



Depletion region
D = depletion region (المنطقة التي لا تحتوي على حاملات شحنة)

Then $V_t \downarrow$ why?
The channel creation will be easier since L_{eff} is smaller

$$V_{t_{new}} = V_{t_{old}} - \underbrace{n}_{\text{factor}} V_{ds}$$

on
in saturation mode

Through channel length modulation
⇒ I_{ds} increases slightly in saturation with V_{ds} increases

⇒ Depletion region in long channel is ignored because because depletion region is so small size compared with long channel it can be ignored it has more effects on short channel


in saturation
work

in Cut-off mode

through channel length
modulation
→ This increases slightly
in saturation with V_{DS}
increases

on Drain side
Depletion side
Let be larger
on left be smaller

→ Depletion is moving
toward source



Depletion region
is larger on the left

Then $V_{DS} \downarrow$ why?
The channel center will be
easier since hole is smaller

$$V_{DS} = V_{DS} - (N) \text{ Vols}$$

→ Depletion region
in long channel
is ignored because
because depletion region
is so small size compared
with long channel
it can be ignored

it has more
effects on short
channel


Leakage Current:

type of current happens in off state and its not desirable ... it happens due to 3 effects causing it:

- ① Sub Threshold Current ⇒ its The Killer and its the main effect because it will switch the value of ground causing channel on and cause Gate & Drain
- ② Gate leakage
- ③ Diffusion leakage

Sources of leakage Current

leakage $S \Rightarrow D$



- ⇒ in Sub Threshold: transistor: gate not is partially turned ON exactly at 0 volt 20 → 30% of current
- ⇒ Gate: when channel is ON high potential between Gate & body. electrons escape to Gate as they flow $S \Rightarrow D$
- ⇒ Diffusion Junction: very slight ignored created

Sub Threshold: ~~Killer~~ Killer and high we reduce V_t to speed up transistor Then $V_t \downarrow$ Subthreshold current \uparrow

لانه ما بصر اي مؤلفه عليه هو ال transistor ع تاخر فيه وتكون ا و صوبار V_t كلتا ال V_t ربيع ركنه و نزل ال

⇒ SubT current


less than V_t → when channel is off
Sub Threshold conduction:
 - transistors can't be abruptly ON / OFF (Dimmer)
 - Dominant source in contemporary transistors (Dimmer)
الطابع، الكثرة

Gate leakage: ⇒ on: high potential between g & body
 Tunneling through ultrathin gate dielectric
 because t_{ox} is thin.
 as t_{ox} is thin current will escape through
 if t_{ox} is thinner ⇒ Gate leakage is larger
 important $t_{ox} < 5 \text{ nm}$ $t_{ox} = 10.5 \text{ \AA}$ ignore $t_{ox} > 20 \text{ \AA}$

Junction leakage:
Reverse-biased PN junction diode current

Junction leakage $I = 10^{-10}$

⇒ **reverse-biased** :
 $V_p \leq V_{n+}$



Gate leakage: at 19 Å tox
 if tox ↓ ⇒ Gate leakage ↑
 Current
 because it will be easier to escape

$$A = 10^{-10}$$

$$I_D = I_s (e^{\frac{V_D}{V_T}} - 1)$$


$$I_D = -I_s$$

I_s depends on doping level

exam:
 $V_{ds} = -$
 $V_{gs} = -$
 ① find I
 ② find W given
 area

example:

find W of transistor
 Channel length = 0.25 μm
 long channel



⇒ ignore CLM (λ)
 channel length modulation
 $R_s = 20 \text{ k}\Omega$

$$K' = \beta' = \frac{W}{L} \beta'$$

pMos

① $\therefore I_s = \frac{2.5 - 1.5}{20 \text{ k}\Omega} = \frac{1}{20 \times 10^3} = 50 \mu\text{A}$

② $V_{ds} \begin{cases} > \\ < \end{cases} V_{gs} - V_t$
 $-1.5 \begin{cases} > \\ < \end{cases} -1.5 - (-0.4)$

$\therefore V_{ds} < V_{gs} - V_t \Rightarrow$ Saturation

$V_d = 0$
 $V_s = 1.5$
 $V_{ds} = -1.5$
 $V_{gs} = 0 - 1.5 = -1.5$
 $V_{tp} = -V_{tn} = -0.4$

$$30 \frac{\mu\text{A}}{\text{V}^2}$$


$$\therefore I = \frac{\beta}{2} (V_{gs} - V_t)^2 = \frac{W}{L} \beta' \left(\frac{V_{gs} - V_t}{2} \right)^2$$

$$50 \mu\text{A} = \frac{W}{2 \times 0.25 \mu\text{m}} \cdot 30 \frac{\mu\text{A}}{\text{V}^2} (-1.5 + 0.4)^2$$

DC Characteristics

we ever assumed $V_s = 0$ (grounded) nMOS
 now what if $V_s > 0$ (or $V_D > 0$ in pMOS)


nMOS: will charge till $V_{DD} - V_{th}$. no higher-
 pMOS: no lower than V_{th}



nMOS
 $V_{gs} > V_t$
 $V_{DD} - V_{out} > V_t$
 $V_{out} \leftarrow V_{DD} - V_t$
 $V_{gs} > V_t$

nMOS
 ① Charge until $V_{DD} - V_{out} > V_t$ (Bad)

in discharging



discharge until $V_{DD} > V_t$

$V_{gs} > V_t$
 $V_{DD} \rightarrow V_t$

~~Vout~~ in charging:

$V_{out} \leq V_{DD} - V_t$

لأنه مغلقة الفترة الزمنية
 طالما ان $V_{gs} \leq V_t$

$V_{DD} - V_t$

charge to $V_{DD} - V_t$

discharge down to 0

good discharge

bad charger

discharging

$V_{gs} > V_t$
 $V_{DD} - 0 > V_t$

في ثابتة لا تتغير
 طالما ان $V_{gs} > V_t$

$V_{DD} > V_t$

V_{gs} always = V_{DD}



will not change
 so it will discharge
 all time

كيت الحيز ان V_{DD} او V_{out}
 لا تتغير

بيينا V_{DD} او V_{out} تتغير

P Mos

① charging



$V_{gs} \leq V_t$

$-V_{DD} \leq V_{tp}$ always
 $V_{DD} > -V_{tp}$


ON all the time

دائماً ON تمام الوقت
 لأن $V_{DD} > -V_{tp}$ دائماً
 و $-V_{DD} \leq V_{tp}$ دائماً

∴ good charger

charging till V_{DD}

② discharging



$V_{gs} < V_t$

$-V_{out} < V_{tp}$

$V_{out} > -V_{tp}$

Positive positive but very tiny

discharge until $V_{out} = -V_{tp}$


$V_{out} > -V_{tp}$ means channel is still on

∴ bad discharger


V_{tn} : positive

V_{tp} : negative


$-V_{tp}$: positive value




charging $V_S = V_{DD} - V_{th}$



$V_S = V_{DD4} - V_{th}$
 بقیہ کی شرح (مبارک)



discharging $V_S = |V_{thP}|$



charging

$V_S = (V_{DD} - V_{th}) - V_{th}$
 $V_S = V_{DD} - 2V_{th}$


- ∴ PMOS : good charger
 Bad Dis charger
- ∴ NMOS : Bad charger
 good Dis charger

Inverter

Consists of 2 Transistors ↗ P
↘ n.

P mos for charging and n Mos for discharging


When $V_{in} = V_{DD}$
 The nMos is ON
 Then it will discharge
 $V_{out} = 0$ (GND مع الأرض)



* if $V_{in} = 0$ PMos ON
 Charging until
 $V_{out} = V_{DD}$ ⇒ inverts The
 Value of
 V_{in}

التي ترفع من GND بعد ما يخرج
 والعزق المربوط ب VDD معنه لتخضع

What if



if $V_{in} = V_{DD}$
 Charge until $V_{out} = V_{DD} - V_{thn}$
 and when $V_{in} = 0$
 discharge until $V_{out} = (-V_{thp})$
 So its not good

⇒ both above cases depend on:



- ① Transistor size
- ② Current



We will start talking about inverters

V_{in} : changing \Rightarrow transient analysis

* operating points $\left\{ \begin{array}{l} \text{cut off} \\ \text{linear} \\ \text{Saturation} \end{array} \right\} \Rightarrow$ regions



for \rightarrow PMOS on

$$V_{out} = V_{DD} + V_{dsP}$$

$$V_{dsP} = V_{out} - V_{DD}$$

for PMOS $\rightarrow V_{out} = V_{dsP} + V_{DIP}$

right to shift \Rightarrow PMOS.

\Rightarrow inter sections: operating regions for the inverter


I_{max} in the middle

Characteristics Curve

describes function of device

V_{out} inverter plot

~~section~~



input small $\left\{ \right.$ inverter $\left. \right\}$
 vout large

83

as we change V_{in} ~~etc~~ \Rightarrow change region
change output

Characteristics Curve for inverter is divided into 5 regions

① region A

$V_{th} > V_{in} > 0$

pMos: on & linear
nMos: off

$V_{out} = V_{DD}$

\Rightarrow Charging

pMos is linear:

$V_{dsp} \square V_{gsp} - V_{tp}$



$V_{dsp} = V_d - V_s$
 $= V_{out} - V_{DD} = 0$

$V_{gs} = V_g - V_s$ large negative

(V_{tp}) negative

0 \square large negative + small positive

0 $\square >$ negative \Rightarrow Linear



② region B

now nMOS will be on

$$\frac{V_{DD}}{2} > V_{in} > V_{tn}$$


nMOS \Rightarrow on

$$V_{dsn} \square V_{gsn} - V_{tn}$$

$$V_d - V_s \square V_g - V_s - V_{tn}$$

large \square smaller
Saturation

$$V_{out} > \frac{V_{DD}}{2}$$



PMOS : ON

$$V_{dsp} \square V_{gsp} - V_{tp}$$

$$\frac{V_{DS}}{2} < |V_{GS}|$$

linear


A $V_t > V_{in} > 0$

B $\frac{V_{DD}}{2} > V_{in} > V_{tn}$

C $V_{in} = \frac{V_{DD}}{2}$

D $V_{DD} - |V_{tp}| > V_{in} > \frac{V_{DD}}{2}$

E : $V_{in} > V_{DD} - |V_{tp}|$



A: off(n) on linear (P)

B: on linear (P) on saturation (n)

C: on Saturation n, P

D: (Saturation P) (linear n)

E: off P (on linear n)

$$V_{out} = V_{DD}$$

$$V_{out} > \frac{V_{DD}}{2}$$

$$V_{out} \text{ sharply } V_{out} = \frac{V_{DD}}{2}$$

$$V_{out} < \frac{V_{DD}}{2}$$


$$V_{out} = 0$$

A : n off

E : P off

C : high gain both Saturation


$$\text{Gain} = \frac{\Delta \text{ output}}{\Delta \text{ input}}$$




C : Saturation region when $V_{in} = V_{out}$

$$V_{in} = V_{out} = V_{inv} \text{ at C region}$$


⇒ Changing characteristics came



balanced
 $\frac{B_p}{B_n} = 1$



p is stronger charging quickly to VDD
 $\frac{B_p}{B_n} > 1$



n stronger discharging faster
 $\frac{B_p}{B_n} < 1$

⇒ These cases shifting plot but same shape

→ shifting to right


skewed gate

β larger
P Mos stronger & larger ratio larger

Noise Margin: ^{اثره} ^{مناة} margin ان كان له

قليل كان اكثر ضارة له كان noise

specially in GND




noise margin = $V_{OH} - V_{IH} = NM_H$

Logic high input

$V_{OL} - V_{IL} = NM_L$

Logic low

example



if noise = 0.5 volt => take it as 0

1 0 0 0


$NM_H = V_{OH} - V_{IH}$

~~$NM_L = V_{OL} - V_{IL}$~~

$NM_L = \text{input low} - \text{output low}$

Transient Response: Delay

Response delay



DC
I and V
Constraints


- delay
- power
- energy
- sizing

\Rightarrow $I(t)$
 $P(t)$
 $V(t)$

is time
variant
function of
Time

\Rightarrow how we are going to go from DC \rightarrow AC

Delay
for inverter



t_{pdf} : propagation delay
to falling

t_{pdR} : prop. delay rising

t_r = rising time from 0.2 to 0.8 V_{DD}
 t_f = falling time 0.8 to 0.2 V_{DD}
 \Rightarrow how to up in output curve

average propagation delay = $\frac{t_{pdf} + t_{pdR}}{2}$
 t_{pd}

time \rightarrow is less
sharp rise and fall


\Rightarrow 2 types of delays

Delay Definitions

t_{pdf} Input $\frac{V_{DD}}{2} \rightarrow$ output $\frac{V_{DD}}{2}$ falling ~~bedr~~

t_{pdr} Input $\frac{V_{DD}}{2} \rightarrow$ output $\frac{V_{DD}}{2}$ rising

\Rightarrow delay is due to V_{out} falling t_{pdf} rising t_{pdr} input




Simulated Inverter Delay

simulators to fasten work

SPICE

estimate delay

eg : $V(t) = u(t-t_0) V_{DD}$




\Rightarrow 1st order RC response

$t_{pd} = RC$

$Q = CV$

average propagation delay = $\frac{t_{pdr} + t_{pdf}}{2}$

\Rightarrow 2 types of delays



$$Q = C \cdot V \qquad I = C \frac{dV_{out}}{dt}$$

$$\frac{dV_{out}}{dt} = \frac{I}{C_{load}}$$

$I \rightarrow$ function \rightarrow
 $C_{load} \rightarrow$ Constant

off
 linear
 Saturation

\Rightarrow if β transistor replaced by Resistor & Capacitor
 its very good RC ckt

$$t_{pd} = RC$$

How??

every transistor has a $\beta = \frac{K}{L}$
 K : is the minimum size

$$\frac{W}{L} = \frac{4\lambda}{2\lambda}$$


minimum

$$\beta = K \cdot \frac{W}{L} = K \cdot \frac{4\lambda}{2\lambda}$$

K : any number above 1

$$R_{eff} = \frac{R}{K}$$

$h_{MOS} = C$
 $R = R$



- $C \uparrow \Rightarrow W \uparrow$
- $W \uparrow \Rightarrow R \downarrow$
- $L \uparrow \Rightarrow R \uparrow$


$I \propto \frac{W}{L}$

$I \propto B$
 $I \propto \frac{1}{R}$
 $I \propto \frac{1}{L}$

L: always untouched

دائماً ايزي بزرگه W و R هياك ايا R قند
 بقدر K

PMOS
 C
 $2R$



C : تزاد مع W
 R : قند مع W

Why $2R$: $\mu_p = \frac{\mu_n}{2}$

اذن مضاعف ايا R عني $2R$ ليعني

C : Capacitance of unit size $\frac{W}{L}$ $\frac{4\tau}{2\lambda}$

R : Resistivity $s \ s \ s$

$C = 2 \text{ fF} / \mu\text{m}$


$W = 0.6 \mu\text{m}$ $1 \text{ fF} / 65 \text{ nm}$

$R = 10 \text{ k}\Omega$

$L = 0.6 \mu\text{m}$

1.25 k

$L = 65 \text{ nm}$



Transistor in RC: is just like switch

effective Resistance: ratio $V_{ds} \rightarrow I_{ds}$ Cross Switch


Fanout of 1-inverter

Y: out

assume only one switch is on other is off

$y = \dots$

gate is driven



$d(\text{output}) = 6RC$


delay = $6RC = R(6C)$

$R_{eff} = \underline{\underline{R}}$



\Rightarrow remove any device connected to V_{DD} or GND in both terminals




Discharging




(3-Input Nand Gate)

P w/ n us

replace nMOS & pMOS with RC ccts






can be shared
1 diffusion (over lapped)


Same type
nMos + nMos
pMos + pMos

Same size
in series

how less add R_s
for falling & rising



falling



rising


R

effective $R = R$

$$R_{eff} = \frac{R}{3} + \frac{R}{3} + \frac{R}{3}$$

Elmore Delay


ON transistors look like resistors
 pullup & pulldown like RC ladder



منطق قوتز
 ر، ل، س
 Resistors


$$t_{pd} = RC_1 + C_2(R_1 + R_2) + C_3(R_1 + R_2 + R_3) + \dots$$

$$d = \dots$$



$d = 6RC$ if $\rightarrow D \rightarrow D$
 if driving 1 load

\Rightarrow what if driving m loads (identical)




$d = 3RC + 3C \times m$
 $d = \frac{3}{2} RC (3 + 3m)$

Complementary CMOS

Lecture 6
Combinational

Inverter



Complementary

nMOS : pull down

pMOS : pull up network

up : charging VDD
down : disch VSS

	up	off	on
down		Z	1
on		0	X → Crowbar

on: must be a path


Z State : "float output"

high impedance isolated from pMOS & nMOS
↳ not connected to neither VDD or VSS (GND)


1 state : Connected only to VDD and isolated from VSS so state is up (high) = 1

0 state : disconnected from VDD and connected to VSS

Crowbar State : Connected to both VDD and VSS in same time then it's short ckt from VDD → VSS and its not desirable



to transform from $X \rightarrow y$
 'a' and b must be both ON
Series



$X \rightarrow y$
 a or b must be on
 one ON at least
Parallel

Series \Rightarrow and \Rightarrow nMOS
 Parallel \Rightarrow OR


نظام على ذلك بالبال nMOS pMOS
 على ذلك التوالف

\Rightarrow path to $V_{DD} \Rightarrow 1$
 ' ' $V_{SS} \Rightarrow 0$

\Rightarrow what ever is series in nMOS \Rightarrow its Parallel in pMOS

\Rightarrow pullup is complement of pulldown

\Rightarrow in CMOS we cannot build OR or AND without inverter



A	B	1 $\overline{A \cdot B}$	2 $\overline{A + B}$
0	0	1	1
0	1	1	0
1	0	1	0
1	1	0	0

1 = Construction Nand gate


① if $a = 0$
 $b = 0$
 nMOS \Rightarrow OFF
 pMOS \Rightarrow ON
 \therefore output is V_{DD}
 $\therefore \overline{A \cdot B} = 1 \rightarrow$ charging

② if $a = 1$ nMOS on
 $b = 1$ pMOS off $\Rightarrow \overline{A \cdot B} = 0$ path to V_{DD} is blocked
 discharging

③ if $a = 0$
 $b = 1$ \Rightarrow connected to $V_{DD} \Rightarrow$ charging

Nand
 $\overline{A \cdot B}$ اولاً غنبا تكون

and فصل ال nMOS على التوالي لانه
 دره pMOS



2 = Construction NOR Gate


① if $a = 0$
 $b = 0$
 nMOS OFF
 pMOS ON
 $F = 1$ V_{DD} charging

② $a = 1$
 $b = 1$
 $F = 0$ V_{SS} discharging

③ $a = 1$ pMOS off
 $b = 0$ connected to V_{SS} $F = 0$ discharging


$\overline{A + B}$ غنبا تكون
 OR

فصل ال nMOS على التوالي
 ال pMOS



→ expanding Nand Gate

adding other inputs C, D, E, ... to series nMOS
and C, D, E to Parallel pMOS




* Compound Gates

make sure OR = inversion of NOR
and = " "

e.g. $Y = (AB + CD)$

← اولاً بنبدأ برسم كل ابعثات بار nMOS
ثم نغلي كل شيء بار pMOS



OR = parallel
and = series

$AB + CD = \overline{AB} \cdot \overline{CD}$


$= (\overline{A+B}) \cdot (\overline{C+D})$

هلقة ابعثات
الريشة

اذا طبقت
OR

⚠ الانتباه لفتح او inverter اب في حال يطبق
inverter $Y = AB + CD$
اذا طبقت OR او and تطبق inverter
كانت غير ابعثات (يجب)

Q3 AI $Y = [(A+B+c)D]'$



$((A+B+c)D)'$
 $(A+B+c) + \bar{D}$
 $\bar{A} \cdot \bar{B} \cdot \bar{C} + \bar{D}$

Q3 AI

OR 3 and 1 input


Strength of signal!

How its close to ideal voltage source

nMOS pass strong 0 → d/s : best for pull-down
 degraded or weak 1

pass Gates : as switches

pMOS pass strong 1 → charging
 degraded or weak 0




$g = 0 \rightarrow$ on $V_{DD} \approx$ Strong if input 1
 $g = 1 \rightarrow$ off $V_{SS} \approx$ degraded if input 0

pass transistors produce degraded outputs
 but transmission gates pass 0 & 1 well

produce degraded value unlike transmission gate
 produce well values

Transmission gates

pass



1 is not good


A and B must be both on its not AND 100%

but almost is like and => its a multiplexer

charging $V_{DD} - V_t$ only good in MUXES

pass transistor = $A S_1 + B S_2$

How to build transmission gate from pass transistor




2 transistors only

when $S=0$ $S'=1$

nMOS & pMOS are ON in the same time but not short ckt ($V_{DD} \rightarrow GND$)

but here are on same time to make 0 increases to V_{DD} and V_{DD} decreases



transmission:


جاست كد مسئلة ال pass transistors in MUXES

in pass transistors we only use nMOS but in Transmission Gates we use pMOS & nMOS in parallel

=> pMOS continue charging to $V_{DD} - V_{tn}$ then pMOS continue to V_{DD}

pMOS discharge to $-V_{tp}$ then nMOS discharge to 0

both are well in $\begin{cases} 0 \\ 1 \end{cases}$



$F = S_1 \cdot A + S_2 \cdot B$


input كس nMOS pMOS

Tristates


produce Z when not enabled

EN	A	Y
0	0	Z
0	1	Z
1	0	0
1	1	1

not enabled



≡




$\neg EN = \overline{EN}$

not connected to VDD (pMOS) or VSS (nMOS)

tristate inverter


restoring



if $EN = 0 \Rightarrow Y = Z$

$EN = 1 \Rightarrow$ inverter

Z-state like (floating)



- Tristate
- 3 terminals
- 3 nodes
- 4 transistors

non-inverting



A	Y
0	0
1	1

inverting




A	Y
0	1
1	0

transmission Gates acts as tristate buffer


2 transistors \Rightarrow non-restoring
 A's noise copied to Y

* restoring: ^{violate} terminate noise of input in order not to pass/copy it to output



\Rightarrow but tristate inverter ~~is not~~ is restoring output

Multiplexers




S	D ₀	D ₁	Y
0	0	X	0
0	1	X	1
1	X	0	0
1	X	1	1

Gate-level Mux Design


$$Y = SD_1 + \bar{S}D_0$$

How many transistors ??

① using gates



but we don't have and/OR
 ⇒ NAND NOR



$$(SD_1 + \bar{S}D_0) = \overline{\overline{SD_1} \cdot \overline{\bar{S}D_0}}$$


NAND
NAND
↓
NOR

- restoring
 ⇒ 12 T
 good but large number of transistors

draw mux using gate
 draw mux using transistor

- using
- 1. gates
 - 2. Transmission gates
 - 3. pass
 - 4. Tristate



② using pass transistor



non restoring

⇒ 2 Transistors
 → problem in VDD & VSS
 noise copied to Y


3. **Transmission Gates** = pass + pmos X 2 = $\frac{2+2}{=4}$



⇒ 4 transistors

very good $\begin{cases} \rightarrow V_{DD} \\ \rightarrow 0 \end{cases}$
but non-restoring

4. **using Tri-state**




= 4+4+2 = 8T+2 = 10T

restoring
good Design

S = 1 S' = 0


D1 is connected

it give the value inverter



Transistors

① pass gates



1 input

1 transistor

change to $V_{DD} - V_{t1}$

② non-restoring

② Transmission Gates




2 transistors

2 inputs




charge to V_{DD}

1 input \rightarrow 2 transistor



for 2 inputs : 4 transistors



\Rightarrow non restoring

③ Tri state

restoring



inverter restoring

$EN = 0$

$EN = \phi$

$Y = Z$ -state

$Y = \bar{A}$



inverting

④ basic gates

restoring

- inverter : 2
- NAND : 4
- NOR : 4

4 types

E2

Pass Transistors

non

$V_{DD} - V_{th}$
 V_{th}

gates based

Res

many Transistors

Transmission Gate

non

better



V_{DD}

0

Tri-state

Res


gives the value inverting
So we need inverter



$V_{th} = V_{DD} - V_{th}$
 $V_{th} = V_{th}$
 $V_{th} = V_{th}$




restoring
inverting



inverting
non
NOR

output

① Pass transistors




0 → 1

Strong 0

1 → 1

degraded 1

فقط بضع واسه
فحص کردن



0 → 0


degraded 0

1 → 0

strong 1

② Transmission Gates:

- 1- not produce any degraded value → acts as tri-state buffer
- 2- any value is well strong
- 3- 2 transistors → n Mos → p Mos → non restoring



0, 1 → 1, 0 : Strong 0

~~1, 0 → 1, 0 : Strong 1~~

1, 0 → 0, 0 : Strong 1


~~0, 0 → 0, 0 : Strong 0~~

2 transistors per input




③ Tri-state

restoring



it's as transmission Gates




2 transistors

1A
28

$$Y = SD_1 + \overline{SD_0}$$


- using
- ① CMOS transistors ~~gate~~
 - ② pass transistors
 - ③ logical Gate
 - ④ tri state
 - ⑤ transmission Gate

① Pass transistors




② Transmission Gate

1 - Not possible and physical value is not strong
 2 - Same value is not strong
 3 - 2 transistors → 2 mos





③ Tri state



N transistors

$$Y = SD_1 + \bar{S}D_0$$

How many gates $\left\{ \begin{array}{l} \rightarrow \text{with simplification} \\ \rightarrow \text{without} \end{array} \right.$




$$\bar{A+B} = \overline{A \cdot B}$$

$$Y = S D_1 + \bar{S} D_0$$




① using Gates




$$S D_1 \Rightarrow \overline{\overline{S D_1}} = \overline{\overline{S} + \overline{D_1}} = \overline{\overline{S} + \overline{D_1}}$$

→ restoring
but many transistors




② using pass gates = 2 transistors




→ $V_{DD} - V_t$ ↑
→ V_t ↓
→ non restoring
→ only one type

③ using transmission gates




= 4
↑ V_{DD}
↓ \emptyset
non R
very good
2 types of tran

④ using Tristate



1 or T - restoring
R -

building 4:1 mux using 2:1 mux



S_1	S_0
0	0
0	1
1	0
1	1

Linear Delay model and Logical effort


Linear Delay mo

logical effort method to make decisions

- delay
- calculations
- alternatives
- symmetries

Independent-Process: to have independent Design of technology

Delay has 2 Components



$d = f + p$

\Rightarrow effort delay has 2 Components

$f = g \cdot h$


fanout $\leftarrow h = \frac{C_{out}}{C_{in}}$ \Rightarrow relative size of load
 $g =$ logical effort \Rightarrow depends on nature of gate logical effort

Effort delay: external load

intrinsic: delay of $\frac{1}{2}$ no load (unloaded body)
 DC level: delay of gate when no load driven



$d = f + p$
 $f = g \cdot h$
 $h = \frac{C_{out}}{C_{in}}$



but nand $p = 2$

$g = \frac{4}{3}$

$f = 3RC$

$d = (\frac{4}{3})h + 2$

$d = p$ when $h = c$
 $P =$ intersection when $h = c$

for inverter



if $h = 1$

Then $d = 2$


$g = 1$
if $p = 1$
 $h = 0$

$\therefore d = h + 1$

gates ability to deliver current


Logical Effort: ratio of input capacitance of gate to the input capacitance of unit inverter

Unit inverter = nMOS size 1 & pMOS size 2
(2 inputs)
NAND $\uparrow \frac{w}{L} \Rightarrow R \downarrow$



input = 4 capacitance per input
 $A = 4 C$
 $g = \frac{4}{3}$

more gate to deliver same inverter work




$C_{in} = 3$

$g = 1$ for inverter

Cost \Rightarrow

1 input

③ NOR 2 inputs.




input = 5

$g = \frac{5}{3}$

نزهة راحة
صوت قهقهة
Work
لأنه R
2 نقل
نزهة W
عنا R
وصاتر


Nand 3 inputs



3 inputs
 input = 5
 $g = \frac{5}{3}$
 $(\frac{n+2}{3})$

اولیٰ نرس
 ناند ال
NOR ال


NOR 3 inputs



input = 7
 $g = \frac{7}{3}$
 $(\frac{2n+1}{3})$

nan!

Ring Oscillator



*Period = 2 · n · d.

n: number of inverters
 d: delay of unit inverter

f = 1/T frequency = 1/period = 1/(2 * n * d)

Example 1:



- g = 1
h = 1
p = 1
d = 2

assume n = 31

t = 3ps : delay of 1 inverter
T = when d = 2t = 4Nt

f = 1/(2 * n * d) but f_osc = 1/T = 1/(4Nt)

f_osc = 1/(4 * 31 * 3 * 10^-12) = 2.69 GHz

example 2

- g = 1
h = 4

p = 1
d = 5 (with Arabic notes: من 5، موطقة)

delay = d * t (with Arabic note: التاخير)
of 1 inverter

(FO4 inverters)
four of 4 inverters

d = g * h + p = 1 * 4 + 1
d = 5 inverter units

- 1) 65nm process t = 3ps => delay = 15 ps
2) 0.6um process t = 60ps => delay = 300 ps

Delay calculations indep of process

لقد حسبنا delay بوحدة متساوية نوع ال

Process

if delay = 5 = 5 times delay of inverter

Logical Effort for multi-stage paths

h : electrical Effort = $\frac{C_{out}}{C_{in}} \rightarrow \frac{C_{out, jT}}{C_{in, jT}}$

g : Logical effort = $\frac{C_{in \text{ for } 1 \text{ input}}}{\text{Capacitance for inverter}}$


g for inverter = $\frac{3}{3} = 1$ always

t = delay of 1 inverter (unit is in time)

d = delay in ~~1~~ inverter unit

path: \rightarrow -
 gate connected to another gate and so on...
 more than 1 stage
 more than one single gate

\Rightarrow if we have multi stage path



3 stages

Total delay = $d_1 + d_2 + d_3$ entire D

G for whole path = $g_1 \cdot g_2 \cdot g_3 = \prod g_i$ G

$H = \frac{C_L}{C_{in}} = \frac{\text{exit load}}{\text{Input load}}$ H

$P = P_1 + P_2 + P_3$ P

$D = F + P$

$F = H \cdot G \cdot B$

$F = (g_1 \cdot h_1)(g_2 \cdot h_2)(g_3 \cdot h_3) \Big|_{B=1}$

B: number of Branches for now assume B=1

\hat{f} = optimum stage effort

$\hat{f} = \sqrt[N]{F} = (F)^{\frac{1}{N}} \Rightarrow$ gates ^{مطلوبه} _{جواب}

$F = H \cdot G \cdot B$
 $\downarrow \quad \downarrow \quad \downarrow$
 $\frac{C_{out}}{C_{in}} \quad \prod g_i \quad 1$


$\hat{f} = g \cdot h$

$F = \prod f_i = \prod g_i h_i$

F for entire path = $N \hat{f}$

N : number of stages

$D = NF^{\frac{1}{N}} + P$
 $= N \hat{f} + P$



$G = g_1 \cdot g_2 \cdot g_3 \cdot g_4 = 1 * \frac{5}{3} * \frac{4}{3} * 1 = \frac{20}{9}$

$H = \frac{C_{out}}{C_{in}} = \frac{20}{10} = 2$

$B = 1$ (given or no any branches)

$F = G \cdot H \cdot B = \frac{20}{9} * 2 * 1 = \frac{40}{9}$

$\hat{f} = \sqrt[4]{\frac{40}{9}} = 1.45$, $P = P_1 + P_2 + P_3 + P_4 = 6$

$D = N \hat{f} + P = (4 * 1.45) + 6 = 11.8$ inverter unit


① effort delay for each stage = \hat{f}
 Total effort delay = $\sum \hat{f} = N \hat{f}$

② intrinsic delay for each = P_i
 Total = $\sum P_i = P$ (total intrinsic only)

③ Total Delay = Total effort + Total intrinsic = $n \hat{f}_i + P = D$


$\Rightarrow \hat{f}$ same for each gate \Rightarrow Smallest delay

Gate Sizes



\Rightarrow both are bad Designs
~~the~~ gates don't match each other

\Rightarrow now how to find sizes of gates (بنا سائز گات، با سائز)



① for gate 1
 $\hat{f} = 1.45$ (مطلوبه ادا يتم ايجاده بركة)

$$h = \frac{C_{out}}{C_{in}}$$

$$\hat{f} = h \cdot g \Rightarrow h = \frac{\hat{f}}{g}$$

$$h = \frac{\hat{f}}{g} \Rightarrow \frac{C_{out}}{C_{in}} = \frac{\hat{f}}{g}$$

$g = 1$ (معروفه)

$$C_{out} = \frac{C_{in} \hat{f}}{g} = \frac{10 \times 1.45}{1}$$

$$x = 14.52$$

① مثلاً
 من لايه

* مهم: يجب تطبيع الاجزاء
 في اكل من اليمين واليسار
 لتأكد ان القيم مطبوقة
 حسب لوقت العمل بالامكان


For gate 2
 $g = \frac{5}{3}$
 $C_{out} = \frac{14.5 \times 14.5}{\frac{5}{3}}$
 $Y = 12.64$

For gate 3
 $C_{out} = \frac{12.64 \times 14.5}{\frac{4}{3}}$
 $Z = 13.75$

For gate 4
 $C_{out} = 20 \text{ ???}$
 $= \frac{(13.7)(1.45)}{1}$
 $19.9 \approx 20$

هذه هي الأكل
 # هذه هي gate كتاب
 g
 h
 p
 f

← يتم الأكل بالانجاء العكسي (منه العيين)




$$\frac{C_{out}}{C_{in}} = \frac{f}{g}$$

$$C_{in} = \frac{C_{out} \cdot g}{f}$$

$$g = \frac{4}{3}$$

① inverter
 $Z = \frac{(20)(1)}{1.45}$
 $Z = \underline{\underline{13.77}} \text{ L}$

② nand
 $Y = \frac{(13.77)(\frac{4}{3})}{1.45}$
 $Y = 12.6 \text{ L}$



Branching Effort


$$B = \pi b_i$$

$$F = G B H$$

$$B H = \pi h_i$$

$$b = \frac{C_{on} + C_{off}}{C_{on}}$$

e.g




3 stages

$$B = B_1 \times B_2 \times B_3 = \underline{12}$$

$$\text{* gates} = \sum B_i = 1 + 4 + 3 = 8$$

e.g



find effort delay

$$B = 2$$

$$F = H \cdot B \cdot G$$

$$H = \frac{90}{5} = \underline{18}$$

$$G = 1$$

$$F = \underline{36}$$

$$F = \pi h_i g = H \cdot B \cdot G$$

$$H B = \pi h_i$$

Branch 1

$$h_1 = \frac{(15 + 15)}{5} = 6$$

$$h_2 = \frac{90}{15} = 8$$


$$\therefore F = G \cdot \textcircled{HB} = \pi g_i h_i$$

$$H B = \pi B_i$$

$$F = (6 \times 8) (1 \times 1) = 36$$

$$F = G H B = (1)(36) (\text{cancel})$$

$$GH$$



حساب P بقى
 inputs

N = 3

N = 3 stages

$$F = GH B = (6) \left(\frac{45}{8}\right) \left(\frac{100}{27}\right)$$

$$= 125$$

$$P = 2 + 3 + 2 = 7$$

$$\hat{f} = \sqrt[3]{125} = 5$$

$$\hat{f} = g \cdot h$$

$$5 = \frac{5}{3} \frac{24}{10}$$

$$5 = \frac{4}{3} \frac{C_{out}}{C_{in}}$$

$$y = 15$$

$$\frac{15}{4} \times C_{in} = 3 \times$$

$$D = N \hat{f} + P$$

$$= 3 \times 5 + 7 = 15 + 7 = 22$$

$$30 = 3x$$

$$x = 10$$

g, f, P

stages ≠ gates

حساب ال Stage وليس ال gate
 فقط ال $\frac{C_{out}}{C_{in}}$ نظر ال ال ال ال ال
 بال ال Branches

$$\text{gate} = \text{stages}$$

من اليمين

ال ال ال ال ال ال
 اذا كان
 Path = 1 Branch

- ① $5 = \frac{5}{3} \frac{45}{y}$
- ② $5 = \frac{5}{3} \frac{24}{x}$
- ③ $5 = \frac{4}{3} \frac{3x}{8}$

Sizing

حجم دروس

if inverter:




$C_{in} = 8$

Size = 8

$-o C_2 = 2R$
 $-1 C_1 = R \Rightarrow$


1 : 2
 n : p



$\text{PMOS} \Rightarrow \text{parallel} \quad \frac{2 \times 2}{2+2} = 1$


nmos سلسله اي اتصال
 و PMOS و NMOS

DR




$2 * f = 3$
 $2 * 1.5 = 3$
 $\therefore 4 * 1.5 = 6$

$4 \Rightarrow 6$
 $2 \Rightarrow 3$





size = 8

2 input NAND gate =



if 3 input NAND gate




input = 5

but \times (size) = 10
 multiply 2

NOR

basic 2 input

علائی بنیادی



5 but 15 (multiply 3)

⇒ Relationship between size is same

Best number of stages

number of stages that path should use to be fastest and mini delay



$$\hat{f} = \sqrt[N]{F}$$

$$F = GBH$$

$$D = N\hat{f} + P$$

\hat{f} , F is known




$$H = \frac{64}{1} = 64$$

$$B = 1$$

$$G = 1$$

$$\hat{f} = \sqrt[N]{64}$$



$$P = 1 \text{ for inverter } \therefore D = \underline{65}$$

$$D = N\hat{f} + P$$

First we must know F to know N & \hat{f}
 Solve it using Try & error
 $N = 3$
 $\hat{f} = 4$

② Try if $N = 2$

$$\hat{f} = \sqrt{64} = 8$$

$$D = 2 \times 8 + 1 \times 1 = 18$$



$$N = 2$$

$$P = P_1 + P_2$$

✗ لا يمكن ان يكون اوله و اخره
 $N = 1$ هو عنده
 $F = HBG$ عنده

③ $N = 3$

$$\hat{f} = \sqrt[3]{64} = 4$$

$$D = 3 \times 4 + 3 = 15$$


✗ يمكن ان يكون اوله و اخره

④ $N = 4$

$$\hat{f} = \sqrt[4]{64} = 2.83$$

$$D = 15.3$$

✗ ليعرف كم يكون اوله و اخره



∴ best number for $N=3$

in exam best values for $\hat{F} = \{3, 4, 5\}$

or start with $3 \leftarrow \textcircled{4} \rightarrow 5 \dots \rightarrow$
 ← ...
 ادلة به ايجابية

\hat{F} is around 4

الاستناد لنوع ال Gates
 اذا كانت Not, Nand, Nor
 يختلفون $\underline{H}, \underline{P}, \underline{G}$

$$\log \hat{F} = \frac{\log N}{\log F}$$

رقم حد \hat{F} : التمييز بين N و \hat{F}

اذا \hat{F} كانت صغيرة

ننتج ايجاد N عند \hat{F} log

ادلة صغرها بالامكان نفرض ان $4 = \hat{F}$

$$3 = \hat{F}$$

$$5 = \hat{F}$$

2 Methods

جدول 53
 بالامكان



Try & error $\textcircled{2}$

Lecture 6 : Chapter 9

Combinational ckt Design


Combinational ckt

Design using NAND, NOR, Not




$\overline{\overline{A+B}} = \overline{A \cdot B}$ NAND

$\overline{D_0} = \overline{D_0}$
 $\overline{D_1} = \overline{D_1}$
 $\overline{D} = \overline{A+B}$



② Design following using 2, 4 stages

$N = 2$ stages
 $G = \frac{n+2}{3} = \frac{10}{3}$



in 2 stages $D = \sim$


$B = 1$
 $H = 64$

$F = \frac{64G}{3}$

$\hat{I} = \sqrt[2]{\frac{64G}{3}}$

$D = 2 \times \sqrt{\quad} + 8 + 1$
 \Rightarrow

2 inputs



$D = \sim$

Input us us = \hat{I}, F, N, G, B^{-1}

* Minimum

D



عكس، لعدد وتغيير مكان
Bubble



because we only



Deal with
inverting Gates


①




②



or



③ $xy + zw$




4 inputs either 4 inputs
or ② $5 \rightarrow 2$
 $2 \rightarrow 2$

من داخل
25 → 27

Input Order

NAND Gate



Suttlepoint : $\bar{A} \bar{B}$

1 * Faster to discharge output if

A : early

B : earled

discharge if A B $\bar{A} \bar{B}$

2 * if B is late

Worsr Case

because when A is early and B is late 6C & 2C cannot be discharged without B because its The path for ground so A (6C) is waiting for B Then 2C & 6C will be discharged as B is There (ON)

A need to wait B

6C is discharged to unknown value

3 * if B is very early

The 2C will be discharged and 6C is waiting for late A to be discharged

⇒ when A comes after B whole output will be discharged

↳ better case than 2 because 6C is discharged $\bar{A} \bar{B}$ 6C & 2C are discharged indep.

B not need to wait A



make Top latest

Diff. Capac no relation to Φ

make lower ^{bottom} earlier


not worst case

each lower will eliminate diffusion Then

latest one will discharge output

Then its discharged

∴ Input order: make The top latest and lower earlier





inner input to $\rightarrow A$

outer input to $\rightarrow B$


\Rightarrow we Connect inner to latest

make inner latest



inner: Top
output (الأقرب)

Best P/N Ratio



previously we dealt with $\frac{2}{1}$ Ratio

but now we need to choose ratio for this inverter to get

least average delay

$$\text{avg delay} = \frac{t_{\text{fall}} + t_{\text{rise}}}{2}$$

$$t_{\text{fall}} = P + 1$$


$$t_{\text{rise}} = \frac{(P+1)M}{P}$$

$$\text{avg delay} = \frac{(P+1) + \frac{(P+1)M}{P}}{2} \Rightarrow$$

$$P = \sqrt{M} = \sqrt{2} = 1.41$$

$$P = \sqrt{\frac{M_p}{M_n}}$$




$$\frac{M_p}{M_n} = \frac{P}{N} = 2$$



- * - Pseudo - nMOS logic
- * - Dynamic
- * - pass Transistor Logic

pseudo - nMOS logic :-
 something like but not exact

Ratioed



nMOS stronger than pMOS (4 times)

we need to make pMOS stronger but not than nMOS \Rightarrow to reduce delay

pMOS = $\frac{1}{4}$ pull down strength

problems:

- ① wasting power if short ckt
- ② need correct Ratio
- ③ consuming high energy

Ratioed logic : pseudo : if the sizes not correct : it won't work "There is condition"

normal CMOS : work at any size (non-ratioed)
 \rightarrow better

static power when $V=0$

$p = V_{DD} I_{DD}$

Ratio example

ROM = 32 word x 48 bit

24 bit = high (48-24)

1 word = high (32-31)

$I_{on-p} = 36 \mu A$ $V_{DD} = 1 V$

$P_{pull-up} = V_{DD} \cdot I_p = 36 \mu W$

$P_{static} = V_{DD} \cdot I_{pullup}$


$P_{static} = (P_{pull}) (31 + 24) = 2 mW$

pseudo: static

Dynamic Logic


Gates uses ~~at~~ clocked pMOS pull up

* 2 Modes
 ↗ evaluate
 ↘ precharge



Dynamic


- Dynamic ckt: has 2 ~~sets~~ transistors




precharge: CLK = 0 PMOS ON V_{DD}

evaluate: CLK ON → connected to GND

⇒ when CLK = 0 off precharge and output is high




Make sure we only evaluate the value of output only when CLK is ON high




when CLK is OFF

PMOS: ON → connected to vdd and disconnected from Ground
 NMOS: OFF



$n + 2$ n : input



NOR Gate
 discharge output if
 $A = 1$ or $B = 1$ or both
 Then evaluate output
 $Y = 0$

$n + 2$ gate \int 1 for precharge
 \lfloor 1 for evaluate
 instead of $2n$ transistors
 $2n + 1$

Dynamic Ckt: Synchronized with CLK signal
 if $clk \neq 1$ evaluate function



* Footed 11 636
during precharge when CLK=0

Y is connected to VDD

Footed will cut path to ground to make sure that Y is high during CLK=0 because we don't need electrons to escape to ground if A=0 & B=0 we don't need

Dynamic inverter

N+2 Transistors



=> if CLK=0 The Y=1


A = don't care

illegal behavior of A: 1 -> 0

=> CLK=1
if A=1 => Y=0 (connected to ground)
A=0 => Y=1

=> illegal: to change A value from 1 to 0 during evaluate CLK=1 because output will discharge to undetermined value

How to solve The illegal Problem



output is connected to another gate

if $A = 1$

$X \downarrow \rightarrow Y \text{ goes } 0$

output of first inverter $\rightarrow 0$
its illegal for X

Monotonicity
rules

illegal for gate to drive another

Nand + inverter = and gate


Problems :

- ① need to add more transistors (price)
- ② ~~And~~ And, OR not universal Gates

most problems are when $CLK = 1$

Dual-Rail Domino

how to Design non-inverting gates and, OR:
 Dual-Rail is The solution for This by producing complementary output




Function & its Complementary

* inverter: to prevent illegal transition

2 inputs A, B

and



series! Nand


inverter (لا يغير) $A \cdot B$ (ليس في خط)

A=1 $\bar{A}=0$
 B=1 $\bar{B}=0$
 AB=1
 $\bar{A}\bar{B}=0$

high → Low
 Low → high
 0 → 1
 1 → 0
 disch


output = high

output of dynamic ckt



* inverter transition illegal because maybe it will be input of another gate

Nand



$$\bar{A}\bar{B} = \bar{A} + \bar{B}$$


* $\bar{A}\bar{B}$ always off: no change

D = - Cannot discharge

نوع 04

نوع 30 =


OR




1 → 0 : discharge
0 → 1 : charging

ملاحظة: إذا صعدت
توازي قيمتهم 0
A ⇒ 0
A̅ ⇒ 1

if A=0 A̅=1
B=0 B̅=1




NOR




ملاحظة: إذا صعدت، لظري A̅, B̅
أو A, B

A=0 A̅=1
B=0 B̅=1

Leakage



* during evaluation
 CLK = 1 ⇒ high



Compact & faster
 ⇒ because n+2 instead of 2n

make sure That CLK: not logical operand
 Function JV & لا يكون

Function above = \bar{a} inverter

السرعة: الاقل C, R

* Less load = less RC = less C ⇒ faster

* Problem here is = Sensitivity

التصميم على CLK

during evaluation: Supply of charges is PMOS

evaluate based on value of a (input)

Suppose $a=0$ (∴ Output still = VDD)

but CLK slow

⇒ Supply of charges: PMOS but if $clk=1$ PMOS OFF

So it won't stay at VDD ⇒ it will start leaking Through

nMos.

but as leaking from nMos ⇒ also leaking via PMOS

⇒ electrons faster than holes

during evaluation $clk = 1$
 Charges will escaped and VDD get lower & lower
 UNTIL The inverter is flipped Then ckt float high


Problem

→ Sensitivity & leakage
 when $clk = 1$ & $a = 0$

= \bar{a} \bar{b} \bar{c} \bar{d} \bar{e} \bar{f} \bar{g} \bar{h} \bar{i} \bar{j}

⇒ Problem: - sensitivity in The evaluation
 leaking during evaluation causes electrons to
 escaped and VDD gets lower & lower

Solution For problem:



weak keeper :- to compensate
 any loss of electrons
 escaped by leaking via
 nMOS

$\therefore I_{OFF} \neq 0$

Why weak not strong:
 because not to fight
 evaluation


good but still have problem :-
 fighting evaluation it needs
 To be weak

$I = \frac{W}{L}$ to make it weaker L not min_j

$\therefore I = \frac{W}{2L_{min_i}}$ weaker $(2L)$

اذني بجان يحنه السمينه (min_i)

1. Compensate leakage through nMOS
2. not fighting evaluation



$Y = A \cdot B$

in precharge $Y = V_{DD}$
 but X not precharged
 when $CLK = 0$

Y starts in the initial state

@ $X_{initial} = 0$ nMOS: OFF

$Q_{initial} = C_y V_{DD}$

⇒ Charge Sharing:

$Q = C \cdot V$

but $initial = final$

$Q_{final} = (C_x + C_y) V_{final} \Rightarrow$ *6.15 vgs*

$C_y V_{DD} = (C_x + C_y) V_{final}$
 $V_x = V_y$


$B=0$ not discharged to Ground (discharged to V_{final})

$V_{final} = \frac{C_y V_{DD}}{C_x + C_y} = V_x = V_y$

if $C_x = C_y \Rightarrow V_{final} = \frac{V_{DD}}{2}$ its bad

So we have a problem in Charge Sharing! having $\frac{V_{DD}}{2}$

Solution: adding secondary precharge



number of transistors $\neq n + 2$

#


1- increasing number of transistors for leakage
 2- = = = = = precharge

Noise sources


- 1- Capacitive Crosstalk
- 2- Charge sharing
- 3- power supply noise
- 4- Feed Through noise

another problem: power hungry

up & down of nodes makes power hungry



$f = \bar{a}$
 => if A doesn't change: output doesn't change




dynamic

change f when $CLK = 0$
 The activity of dynamic is high if A ~~is~~ doesn't change output changes depending on CLK
 => wasting power

Leap ckt


- lean integration with pass transistor
- pMOS weak feedback to pull high
- Ratio constraint

"pass" Transistor Problem



2-1 MUX


"Leap"



$$F = A\bar{S} + BS$$

CPL : Complementary pass-transistor logic

- ① Dual-rail
- ② avoid FB



⇒ Fighting, losing power

faster
stop fighting

to implement the function & its complement


No Ratio needed

Challenges

- ① noise
- ② charge sharing
- ③ leakage & sensitivity
- ④ ~~monotonicity~~ monotonicity Woes

→ illegal for dynamic gate to drive another
 1 → 0 output will be discharged
 to undetermined value during evaluation

- ⑤ hungry power



Total Power = Dynamic + Static

Switching

subth + gate leak + junc

Power

Power & energy

power: from source -> VDD


Dynamic like: NOR, XOR, NAND

when output changes

instantaneous power = p(t) = I(t)V(t)


- energy = E = integral from 0 to T of p(t) dt

- average power = P_avg = E/T = 1/T integral from 0 to T of p(t) dt



power: how much consuming energy in the time unit

$$P_{VDD}(t) = V_{DD} \cdot I_{DD} \Rightarrow \frac{E}{T} = \frac{Q}{T} \cdot V$$



$$P_R = \frac{V_R^2}{R} = \frac{I^2 \cdot R}{R}$$

$$* P = I \cdot V$$


$$E = \int_0^{\infty} p(t) dt = \int_0^{\infty} I(t) V(t) dt =$$

$$① P = \frac{E}{T}$$

power is Rate

$$\therefore E_{total} = P(t) \cdot \text{Time}$$


instantaneous power calculated using \int
 energy = Area = \int



$$② P_{Diss} = I \cdot V_{DD}$$

power generated by power supply

$$\text{Energy} = \int_{t_1}^{t_2} p(t) dt$$



$$\therefore \text{power}_{avg} = \frac{\text{Energy}}{T} = \frac{\int_{t_1}^{t_2} p(t) dt \rightarrow \text{area}}{T \rightarrow \text{period}}$$

$$③ Q = CV$$


$$I = C \frac{dV(t)}{dt}$$

$$\therefore E = \int I \cdot V$$


$$= \int C V(t) \frac{dV}{dt} \cdot dt =$$

$$= \int C V(t) dV = \frac{C V(t)^2}{2}$$

$$= \frac{1}{2} C V_c^2$$



$$P_{total} = P_{dynamic} + P_{static}$$



ملاحظة

ال Power ال Supply دائماً أكبر من VDD لا يتغير

Energy Dissipated from power supply to C

$$Energy = \int I V(t) dt$$

$$I = C \frac{dV}{dt} \quad V(t) = V_{DD} \text{ Constant}$$

$$\therefore energy = \int_0^{V_{DD}} C \frac{dV}{dt} V_{DD} dt$$

$$\therefore E = C V_{DD} \int_0^{V_{DD}} dV$$

$$= \boxed{C V_{DD}^2}$$

Not time - variant

⇒ why stored < dissipation??

⇒ because half of power energy from power supply in PMOS as heat & other half is stored

if flow falls:

- 1- E_c goes to GND half
- 2- Energy diss as heat in nMOS half

∴ Power stored = $\frac{1}{2}$ power supply

energy stored in C

$$E = \int I V t dt$$

$$I = C \frac{dV}{dt}$$

$$\therefore E = \int C \frac{dV}{dt} V t dt$$

$$= C \int_0^{V_c} V t dV$$

$$= C \frac{V_c^2}{2}$$


Time-variant

Slide 7 ??

Collision between atoms

example

$V_{DD} = 1 \text{ volt}$
 $C_L = 150 \text{ fF}$
 $f = 1 \text{ GHz}$



الطاقة المستهلكة
 power energy


① energy ~~power~~ diss from power supply

$$E = C V_{DD}^2 = (1)^2 (150) = 150 \text{ fJ}$$

② power stored in C

$$E = \frac{1}{2} C V_C^2 = \frac{1}{2} \text{ power supply} = \frac{1}{2} (150) = 75 \text{ fJ}$$

Switching power



0 → 1 energy from power supply from battery

$$P_{\text{switching}} = \frac{1}{T} \int_0^T i_{DD} V_{DD} dt$$

$$= \frac{V_{DD}}{T} \int_0^T i_{DD} dt = \frac{V_{DD}}{T} [T f_{sw} C V_{DD}]$$

∴ power sw = C V_{DD}² f_{sw}

$$P = \frac{E}{T}$$

Energy sw = C · V_{DD}² · f_{sw} · T = C V_{DD}²

⇒ but if clock is dynamic and The transitions not = 1



activity factor = 1 = α

↳ how many transitions in the period



α = 0.5

∴ power sw = α C_L V_{DD}² f_{sw}

⇒ P_{dynamic}
 = short the 1 إلى 0
 متجاولة

example slide II

1 billion = 10^9

$V_{DD} = 1$
 $f = 1 \text{ GHz}$

$\lambda = 25 \text{ nm}$
 $= 0.025 \mu\text{m}$

① 50M Logic
 $W = 12 \lambda$
 $\alpha = 0.1$

② 950M Memory
 $W = 4 \lambda$
 $\alpha = 0.02$

dynamic power
Total

$C = 1 \text{ fF} / \mu\text{m gate} + 0.8 \text{ fF} / \mu\text{m} \text{ wire} = 1.8$

① for Logic $\Rightarrow C_{\text{Logic}} = \text{number of chips} \times \text{width} \times C$

$C_{\text{Logic}} = (50 \times 10^6) (12) (0.025 \mu\text{m}) (1.8) \frac{\text{fF}}{\mu\text{m}} =$
 $= 27 \times 10^{-15} \times 10^6 \text{ F} = 27 \text{ nF}$

② for memory = $(950 \times 10^6) (4) (0.025) (1.8) = 171 \text{ nF}$

$\therefore P_{\text{dynamic Total}} = (\alpha C_{\text{Logic}} + \alpha C_{\text{Memory}}) [V^2 \cdot f]$
 $= [2.7 \text{ nF} + 3.42 \text{ nF}] \cdot 1 = 6.12 \text{ W}$

energy = $P \cdot \text{Time}$

$P_{\text{dy}} = \alpha C V_{DD}^2 f$

reduction by minimize

- ① activity factor α
- ② capacitance C
- ③ power supply V_{DD}
- ④ frequency f

دائم
الانتباه اذا
طلب ال
dynamic
ام
static

⇒ how to estimate α activity factor

Probability of node = P_i

$$P_i = 1 - \bar{P}_i \Rightarrow \bar{P}_i = 1 - P_i$$

$$\therefore \alpha_i = P_i \cdot \bar{P}_i$$


$$\Rightarrow \text{e.g. } P_i = 0.5 \Rightarrow \bar{P}_i = 0.5 \therefore \alpha = 0.25$$

Slide 14

طباقة
+ كتيبات
+ مشقات

$$\text{AND2} = P_y (\text{output}) = P_A P_B$$

Example:



①

$$P_A = 0.5$$

$$P_B = 0.5$$

Nand = 1 - and

$$P_A P_B = 0.25$$

$$\therefore \text{Nand} = 1 - 0.25 = \frac{3}{4}$$

$$P_1 = \frac{3}{4}$$

$$\alpha_1 = \left(\frac{3}{4}\right) \left(\frac{1}{4}\right) = \frac{3}{16}$$

②

$$P_C = 0.5$$

$$P_D = 0.5$$

Same

③ on y

$$P_1 = \frac{1}{4} = 0.25$$

$$P_2 = \frac{1}{4} = 0.25$$


$$P = \frac{1}{16}$$

$$\alpha = \left(\frac{1}{16}\right) \left(\frac{15}{16}\right) = \frac{15}{256}$$

الانتباه لعدد ادراك قبل ادراك

Clock Gating: Killing clock

- best way to reduce activity of clock in unused blocks
- saves activity $\alpha = 1$
- first must determine if block must be used or not



if clock is killed \Rightarrow no change & no energy: ckt is asleep

$$P_{sw} = \alpha C V_{DD}^2 f$$

gate

- Fewer stages
- small gate sizes
- smaller Design
- less Diffusion
- less capacitance

wire

long wires \rightarrow higher R
higher C

Smaller Design \rightarrow Slower Design

voltage scaling: adjust voltage ~~and~~ and f according to workload

scaling voltage: \downarrow voltage: \downarrow freq: \downarrow speed

workload: how many to suck energy from Power supp.


~~less~~ & smaller transistors: less power: faster

Scaling device : make it faster with less energy

Smaller device: less C_{eq} \rightarrow ckt faster \Rightarrow less power
less delay

static power : consuming & burning power whether

The chip is on or off



Killer : leakage in smaller devices is higher ~~is~~ because t_{ox} is smaller and allow more electrons.

\Rightarrow Total static power = Total Leakage power

$$= \text{Subthreshold} + \text{Gate} + \text{Junction}$$

gate: off when G=on ignored

V_t \rightarrow speed

high V_t : slow


Low V_t : fast , high leakage , ~~is~~ normal V_t

Static power example


$V_{DD} = 1$ $f = 1 \text{ GHz}$

127

1 billion transistors



① subthreshold:



normal $100 \text{ nA}/\mu\text{m}$
high $10 \text{ nA}/\mu\text{m}$

- ② Gate $5 \text{ nA}/\mu\text{m}$
- ③ fun : ignored

Static power = Sub + Gate = $I \cdot V_{DD}$

$= (I_{\text{sub}} + I_{\text{gate}}) \cdot V_{DD}$

$I = * \times \lambda \times V_t$

in $V_{DD} + V_t$
on $\frac{1}{2} V_{DD}$
off $\frac{1}{2} V_{DD}$
gate: on
sub: off
only sub

① subthreshold

$W_{\text{memory high}} = 950 \times 10^6 \times 4 \times 0.025 \times 10^{-6} = 95 \text{ m}$

$W_{\text{Logic high}} = 50 \times 10^6 \times 12 \times 0.025 \times 0.95 = 14.25 \text{ m}$

$W_{\text{Logic n}} = 50 \times 10^6 \times 12 \times 0.025 \times 0.05 \times 10^{-6} = 0.75 \text{ m}$

$W_{\text{high}} = 109.25 \text{ m}$

$I_{\text{sub}} = \left[\frac{10 \times 95 \times 10^6 \times 10 \text{ nA}}{\mu\text{m}} + \frac{10 \times 14.25 \times 10^6 \times 10 \text{ nA}}{\mu\text{m}} + \frac{10 \times 0.75 \times 10^6 \times 100 \text{ nA}}{\mu\text{m}} \right]$
 $= 950 \times 10^6 + 142.5 \times 10^6 + 75 \times 10^6 = 1167.5 \times 10^6 \times 10^{-9} \text{ A}$
 $= 1167.5 \text{ mA} \times \frac{1}{2} \text{ off} = 584 \text{ mA}$

② Gate $\Rightarrow W = \text{Total} = 95 + 14.25 + 0.75 = 110 \text{ m}$

$I_{\text{gate}} = \frac{110 \times 10^6 \times 10^{-6} \times 5 \text{ nA} \times 0.5}{\mu\text{m}} = 275 \text{ mA}$


$P_{\text{static}} = I \cdot V_{DD} = (\text{gate} + \text{sub}) V_{DD} = 859 \text{ mW}$

$$O_n = \frac{1}{4}$$

$$\therefore O_{th} = \frac{3}{4}$$

$$\therefore \text{Subthreshold } I \propto \frac{3}{4}$$

$$\text{gate } I \propto \frac{1}{4}$$



Low Vt only when need high speed high Leakage

Speed : Low Vt > normal Vt > high Vt
 Leakage : Low Vt > normal Vt > high Vt

but $P_{dynamic} = \alpha C V_{DD}^2 f \Rightarrow$ for ~~dynamic~~ switching

decrease VDD to $\frac{1}{2}$ but $P = (V_{DD})^2$
 \therefore power decreases to $\frac{1}{4}$

I_{total} مع V_{DD} و V_{th} و V_{DD} و V_{th}
 W_{total}

100 5
 1000 50

Leakage Control

- To reduce Leakage:
- ① increase V_t
 - ② increase $\underline{V_s}$ stack effect
 - ③ decrease V_B : body Reverse body bias

$V_t = f(V_{SB})$

$\underline{V_{SB}}$ \approx V_{DS}
 \approx V_{GS} \approx V_{DD}


if $V_s = 0 \Rightarrow$ make it < 0 such negative

$\therefore \downarrow V_{SB} \Rightarrow V_t \downarrow$ high leakage

$\uparrow V_{DD} \Rightarrow \uparrow$ leakage \Rightarrow make $V_{DD} \downarrow \Rightarrow$ slower

Low V_{DD} & high $V_t \Rightarrow$ leakage is low & slow
 High V_{DD} & low $V_t \Rightarrow$ fast chs & high leakage
 \rightarrow trade off

Total power = dynamic + static إذا قلت الـ



S connected to The drain of previous nMOS.
 $\therefore V_s > 0 \Rightarrow V_{SB} \neq 0$
 $\therefore \downarrow V_t$ الـ
الـ leakage

$V_s = 0 \Rightarrow V_{SB} = 0$
 V_t small


$E = \frac{V_{gs}}{t_{ox}}$ electrons escaped to gate

$V \downarrow \Rightarrow E \downarrow$ gate leakage gate \Rightarrow 5

max gate leakage when all the gates are ON


6.3 nA $I_{gp} = 0$
 5.63 nA $I_{off} = 9.3$

junction: between Diff & substrate or well




power Gating: shutting / killing clock

save power
 power reduction



dynamic



static

leakage in PMOS < nMOS

- * if sleep = 1 \Rightarrow off: stop leakage to happen
- if sleep = 0 \Rightarrow on & off burns power

Wires

Wires in Chips = Inter Connect

↳ important as transistors

- speed
- power
- noise

↳ linking transistors together

↳ play Major role in performance

if wires wide & thick \Rightarrow Low Resistance.

Wire Geometry

S : spacing from neighbors


h : between wire and conducting layer

pitch = sum of $W + S$

aspect ratio = $\frac{t}{w} = AR$

old processes $\Rightarrow AR \ll 1$

modern " $\Rightarrow AR \approx 2$



example on wires: Intel metal stack

Intel 90nm process

6 metal layers

60nm

3 metal layers

intel 45nm process

8 metal layers

M1 = within Cell - Routing


M2 = Vertical Routing between Cells

M3 = Horizontal Routing between Cells

first layer M1 = Thin, narrow, high density


Mid layers: Thicker & wider

Top layers: Thickest




π Model = Lumped element model


→ 3 segment π model accurate 3% in simy



L Model



divide wire into n ^{need to be large} number parts
and replace ~~part~~ each part by π model



100 segments ⇒

⇒ single segment for elmore \bar{B} no needed
for excessive accuracy keep on π model


Wire Resistance

area = length * width

$t * w = \text{area}$

$\rho = \text{Resistivity} = \Omega * m$

$R = \frac{\rho * L}{t * w}$



$R_{\square} = \Omega = \frac{\rho}{t}$

⇒ wave of electrons in the wires
make C & R in wire piece by piece

$$\therefore R = \frac{\rho * L}{Area}$$

$$R_{\square} = \frac{\rho}{t}$$

Sheet Resistance
 Ω / \square

$$\therefore R = R_{\square} \frac{L}{w}$$

$$\rho = \frac{m}{m * m} \Rightarrow \rho = \rho * m$$

we need to decrease delay ⇒ ∴ decrease R and C

∴ we need low ρ

Copper least Resistivity

more length ⇒ more Resistance

* Copper must be surrounded by diffusion barrier
because Cu atoms diffuse into silicon and damage FET's

Low conductivity
High R
→ barrier

→ to reduce cross sectional

و لا تغير w و L \leftarrow
 t لا تغير

→ increasing R

example 12

Shear Resistance $R_{\square} = 0.22 \mu\text{m}$

$$t = 0.22 \mu\text{m}$$


$$\rho = 2.2 \times 10^{-8} \Omega \cdot \text{m}$$

$$R_{\square} = \frac{\rho}{t} L = \frac{2.2 \times 10^{-8} \times 10^{-2}}{0.22 \times 10^{-6}} = 0.1 \Omega / \square$$

$$w = 0.125 \mu\text{m}$$

$$L = 1 \text{ mm}$$

$$R = R_{\square} \times \frac{L}{w} = \frac{0.1 \times 1 \times 10^{-3}}{0.125 \times 10^{-6}} = 800 \Omega$$




Wire Capacitance

⇒ capacitance in wire include:

- Top
- bot
- adjacent

s : between wire & its neighbor



$$C = \frac{A \cdot \epsilon}{t}$$

من مساحة السطح
التي يغطيها العازل
عزل

$$W \gg t$$

⇒ increasing $w, t \Rightarrow$ increase C
 $=$ $h, s \Rightarrow$ decrease C

$$C_{total} = C_{Top} + C_{bot} + 2C_{adj}$$


$$C = \epsilon_0 \times L \left[\frac{w}{h} + 0.77 + 1.06 \left(\frac{w}{h} \right)^{0.25} + 1.06 \left(\frac{t}{h} \right)^{0.5} \right]$$

C For $1 \mu m = 0.2 \text{ fF}$

$1 \mu m = 0.001 \text{ m}$

for $1 \text{ mm} = \frac{0.2}{0.001} = 0.2 \text{ pF}$

$\Omega = 800$



Branches to another wire

How to find $R_i, C_i, R_{eff}, C_{eff}$

Slide 20 From $S \rightarrow i$

π model



First: define the main path from point $S \rightarrow i$



Second: go and analysis the path segment by segment by π model

Segment: C on Branch

التيغ في كل ابي مقادير ال R و C

$$R_i (C_1 + C_2) + (R_1 + R_3) (C_3 + C_4) + (R_1 + R_3 + R_i) (C_i)$$

example 21




مهم: الانتباه للطريقة
الرياضية

From 1 → 3
⇒

$$\text{delay}_3 = R_1 C_1 + (R_1 + R_2) C_2 + (R_1 + R_2 + R_3) C_3 + R_1 C_4$$

from 1 → 4

$$\text{delay}_4 = R_1 C_1 + R_1 (C_2 + C_3) + (R_1 + R_4) C_4$$




slide 18

R = 800Ω
C = 0.2 pF

10X
→ 10 Times size of interconnect

to find RC


$R_1 = 10K$
 $R_i = \frac{10}{10} = 1K$




$$\text{Delay} = RC = R_1(C_1) + (R_1 + R_2)(C_2 + C_3)$$

تقويض بعينه فقط

Wire \rightarrow π model



we find Intrinsic delay



Capacitance = $3C$ (2 for pMOS & 1C for nMOS)

Wire energy: \Rightarrow energy to charge

$$E = E_{rising} + E_{falling} = \frac{1}{2} CV^2 + \frac{1}{2} CV^2$$

$$= CV^2 = (0.2)(1V)^2 = 0.2 mW$$

$$= 0.2 mW / Gbps/mm$$

$$= 0.2 pJ / bit/mm$$


لأنه يتفاعل مع 1 bit
 إذاً يكون الـ 32

multiply $E_{total} \times 32$

$$\frac{mW}{G} \cdot S = mJ$$

$$\frac{1}{G} \cdot mJ = n \times mJ = pJ$$

Cross talk delay



Victim Wire : A

ΔV_{agr} : How far it moves $C \rightarrow V_{DD}$

$$L \rightarrow = V_{DD} - 0 = V_{DD}$$

$$\Delta V_{victim} = \frac{C_{adj}}{C_{-gnd} + C_{adj}} \cdot \Delta V_{agr}$$

\Rightarrow larger C_{adj} = larger ΔV_{victim}

\Rightarrow stronger agg. = less R : more adj

\Rightarrow smaller C_{adj} = smaller ΔV_{victim}

\Rightarrow smaller / weaker aggressor = larger R
 ~~less~~ larger ΔV_{victim}

Noise Implications


→ noise margin:
 ↳ less than it: nothing happens

Static CMOS: Correct output if large noise
 ↳ extra delay
 ↳ extra power

Dynamic: never recover from glitches


Sensitive Ccts such memories: produce wrong answer

Repeaters



Solution: break wire into small segments and each previous segment work as Repeater for the next segment

* Repeater: Repeats the same signal N segments



but still There is problem



has a delay
with large energy
large C for gate to drive

Then each segment length = $\frac{L}{N}$

$\therefore R_w = \frac{R}{N}$

width \rightarrow nMos = w
 \rightarrow pMos = $2w$

gate capacitance = $C \cdot w$

Resistance = $\frac{R}{w}$

R_w } per unit length
 C_w }

multiply by \underline{L} \Rightarrow for whole wire

$C_w \cdot L$ \Rightarrow Total Capacitance

delay $R_C =$ delay for 1 segment * N

Driver Resistance

$R = \frac{R}{w}$

Receiver = $C = C \cdot w$
 \downarrow \underline{w} \downarrow \underline{w}

Segment \downarrow \underline{L}

$R_w = \frac{R_w}{n} \cdot L \quad \underline{N}$

$\frac{C_w}{2} = \frac{C_w}{2N} \cdot L$
 \downarrow

for whole wire

$$\frac{t_{pd}}{L} = 1.67 \sqrt{\underbrace{F_{04}}_{\text{value}} \underbrace{R_w}_{\text{per unit length}} \underbrace{C_w}_{\text{per unit length}}}$$

Optimum delay of wire divided by length


$$\frac{s}{m} = \sqrt{(s) \left(\frac{\Omega}{m}\right) \left(\frac{f}{m}\right)} \quad \text{but } RC = s$$

$$\frac{s}{m} = \sqrt{\frac{(s)(s)}{m^2}} \quad L$$

energy / length = $\frac{1.87}{\text{repeats}} C_w V_{DD}^2$

example 633

width = 2x
 $\therefore R = \frac{R}{2}$



1mm = 800Ω
 0.2 pF
 F₀₄ = 15ps

$R_w = 200 \Omega/\text{mm}$
 $C_w = 0.2 \text{ pF}/\text{mm}$] \Rightarrow value of 151

$P^2 \leftarrow \frac{t_{pd}}{L} = 1.67 \sqrt{F_{04} R_w C_w} = 1.67 \sqrt{15 \times 0.2 \times 200}$
 mm $\leftarrow L = 41 \text{ ps}/\text{mm}$

$\frac{\text{energy}}{\text{Length}} = 1.87 C_w V_{DD}^2$



assume $V_{DD}^2 = 1$

$\frac{\text{energy}}{\text{length}} = (1.87)(0.2)(1)^2$

SKIN effect :-

at high frequency electrons in wire will be on the surface of conductor

Then very high freq ... electrons are next to surface



density of electrons will be higher at surface

electrons crowded on surface as well as area of cross-section is smaller

كما قلت مساحة مقطع العنبرين ← قلت كمية الإلكترونات في السطح وبالتالي يزداد R مما يجعل طول wire طويلاً وكثيفاً.

→ rising Resistance


→ reducing cross-section Area

SKIN Depth :

at what point density

of electrons = $e^{-1} = 0.37$

most of electrons will flow in this Area



skin depth δ


$$\delta = \sqrt{\frac{2\rho}{\omega\mu}}$$

$\rho \rightarrow$ Resistivity
 $\omega\mu \rightarrow$ permittivity

$\mu:$ $\mu_0 = 4\pi \times 10^{-7} \frac{H}{m}$

$\omega:$ angular velocity
henry


$$\omega = \frac{2\pi}{8.65 \text{ trf}}$$



freq (sw) $\leftarrow 1 \Rightarrow$

$$\text{freq} = \frac{1}{\text{trf}}$$

$2 \Rightarrow$



\therefore longer period
 \therefore freq is slower

$$f = \frac{1}{\text{trf}} = \frac{1}{\text{period}}$$

$$\omega = \frac{2\pi f}{8.65}$$

example 35

ch. 9
lecture 9

Sequential ccts

Sequential cct Design



2 techniques types:



* memory element can be used for 2 functions:

- 1 - Store part
- 2 - Read/ write part

① Latches: CKT's Tech type


Static

Feed back


dynamic

- back to back inverters
- Saves data in static
- no losing data as long as the power is on

- data saved on capacitor
- need to be refreshed each time (rewrite)



Storing part →



← Storing part

- will loss its value after some time because of leakage

we can use MUX


⇒ Fundamental job: store the data storing independent of CK value

using Mux in D latch

How to write anew value (write part)

we use decoder in static and transmission gate in dynamic

Static




decoder

MUX: keep saving the old data or allow new data to be written on the storage element depending on value of clk which determine selection of MUX

if $clk = 0$ storing part
 حفظ القديم في الذاكرة

when $clk = 1$
 اكتب القيمة الجديدة عوض القديمة
 القيمة القديمة


Dynamic




Transmission Gates:
 allow new data to get in capacitor

* if its on: write
 OFF: keep saving data
 ↳ storing part

CLK = 0



CLK = 1




Static latch

The multiplexer can be achieved using pass Transistor or transmission Gate for better results

→ can be achieved using tri-state

→ better than dynamic latch and essential because of ~~leak~~ leakage in dynamic which causes loss of data




⇒ Static using transmission Gates or Tri-state as multiplexer

→ static because

Transmission + inverter = tri-state

Dynamic latch

- Store data on some kind of gate or diffusion
- using pass Transistor



if CLK=0 saves old value/OFF
 if CLK=1 its on and accept new data

→ clk is using to store data on Capacitor

① using pass Transistor:
 good because - Tiny

- low clock load (one transistor)

البيانات



السليبات

① max = $V_{DD} - V_t$

② non Restoring (The noise is Copied)

③ back driving: if no well design
 The ckt will be driven to other way

لا تتركه الى D ~~البيانات~~ التالى سوف تتغير وحده

④ output noise sensitive

⑤ diffusion input:
 because D can be dropped at V_{DD} or V_{SS}


البيانات
 ولهم نقطة

⑥ Leakage: The data will be lost
 (= 0) after some time
 because of leakage Current



⑦ need periodically refreshing ⇒ need power

Dynamic using Transmission

- max V_{DD}
- requires inverted clock
- leakage : lose value after some time



بہتر، کم، اور



or

better


- Restoring ⇒ inverter will Kill The Noise
- no Back driving
- Fix output noise sensitivity
- Fix diffusion input
- output is inverted

No feedback

محصلاً آ: اسیز بنو Dy وار static

non inverting static latch

= latch + inverter on input




- non inverting
- Fixed diff input

الرجائيات

⇒ best no leakage
no drift problem
no inverted output


input is buffered

بالرغم من انه نوع ال inverting :-



- Smaller
- faster
- no buffered input
- diffusion input

#non inverting and buffered output




- output is buffered
- no back driving
- robust
- slow
- high clk load
- large

F.F : update The value only at Rising edge




positive (Rising) edge

Triggered




clock

if $CLK = 0$ master




slave



static

if $CLK = 0$

if $CLK = 1$



master on if $CLK = 1$

store

write


static

لانه

feedback

الحفاظ على القيمة


dynamic latch:



Flip Flops


Dynamic:

الاشتبااه للرمز
يطلب بالامكان



البدايه عنده
clk=0
clk
Q

Static:



buffered input
= output

master
نفسه بلو

slave

if any master or slave is storing
The other is writing

is storing
مكتابه في الحويه
دائما في الحويه

if clk=0

master: getting new data
slave: storing




* When clk goes 0 → 1

- writing from ends in master and starts in slave
- at Rise edge of clk
- before Rising: writing on master
- after < : = > slave


Enable and Reset Signal

* اذا طبقت الاوقات في en بترتيب ايسر جابر

if enable = 0 → ignore clk
 ↳ don't accept new data



en = 0 storing
 en = 1 accept new data from D
 (تقبل قيمه جديد)



⇒ Kill The clk
 if en = 0 (store) don't see clk
 if en = 1 look to clk value
 ↳ take new data

Reset: enable us to \bar{Q}


→ fundamental signal and more important than EN

- synchronous
- asynchronous

⇒ sets output of FF to zero


① synchronous: output changed based on value of CLK

even number of inversions must be between D & \bar{Q}




② ~~asy~~ Asy: ~~reset~~ ~~assert~~ assert reset: change \bar{Q} immediately independently of CLK in feedback.
don't wait for CLK

⇒ using static Design





① Synchronous :




→ as enable
 → even number of inverters
 → if Reset change output based on clk value

② a synchronous




① synch.




الاقرب
 شرجو بعقل

② asyn



$\overline{\text{Reset}}$: if logic = 1 (not activated) : normal operation


In Designing Reset (FF)



$D = \overline{Q}$







Set

a Synchronous FF



if reset } activated
set


الاستجابة لظرفية reset



Timing

$freq = \frac{1}{T} \rightarrow \text{period (clk)}$


How to know if clk works on This freq



$t_{pcq} = t_{cc} + t_{cd} \geq t_{hold}$
 (where t_{cc} is clock-to-CLK and t_{cd} is output of CLK)

max delay $T_c \geq T_{pcq} + t_{pd} + t_{setup}$

mini delay $t_{cd} \geq t_{hold} - t_{pcq}$




Setup delay hold delay \Rightarrow not completely started holding data nor changed data must be stable

$t_{hold} \leq t_{cd} + t_{cc}$

clk skew: \Rightarrow (Arabic text describing clock skew)

no skew, \Rightarrow (Arabic text)

Scaling



⇒ number of transistors is exponential with Time

Moore's law: number of transistors doubles every 18 months and scaling ~~to~~ transistors is the enabler for Moore's law

Scaling: making transistors smaller (Shrinking)

- ∴ faster
- ∴ effect of Gate capacitance less.
- ∴ $R \downarrow$
- ∴ $RC \downarrow$

- ∴ more transistors per IC
- ∴ large die

⇒ computer is faster:

- ① Smaller & faster transistors
- ② fewer gate delay per cycle
- ③ better micro architecture.
- ④ more transistors per IC
- ⑤ lower power

shrink by 30% (2 → 3 years)

- smaller then faster
- cheaper
- lower power
- wires not improved

shrinking (scaling) by factor $\sqrt{2}$

$S = \sqrt{2} = 1.41$ (when move from tech to another)

2000	100 nm	} ⇒ Same tech
2002	70 nm	
2004	4 nm	

assume every 2 years


⇒ if moving to another tech use $\sqrt{2}$ (decrease)

تقلد السبيات (مثل العيزانيات)
 ويزداد السبيات (مثل العيز)
 دالتيا
 در دلاي

$L = \begin{matrix} 130 \text{ nm} \\ \downarrow \\ 65 \text{ nm} \end{matrix}$] صفا
 صاف

$L =$	130	→	$\frac{130}{\sqrt{2}} \approx 90$	} going to the half (130 → 65) by 2 steps. it's easier since The Configuration Steps are good to new tech
	↓		90	
	→		$\frac{90}{\sqrt{2}} = 65$	
	↓		65	
	→		$\frac{65}{\sqrt{2}} = 45$	
	↓		45	
	↓		⋮	

Technology scaling Methods



Transistors

Physical

Scale: λ, L, t, w
 مقادير الخواص الفيزيائية

if only this: Constant
 or if L only: lateral

Voltage

Scale: V_{DD}, V_t
 تغيير الفولت

(+) → if ~~on~~ this plus physical called: Full

* but it's difficult to scale voltage

→ scaling physical features without scaling voltage this will cause very high electrical field

$$E = \frac{V}{\text{distance}} \rightarrow \text{تغير E كقدر}$$

Which will impact operations of device due to

- velocity saturation ↑ (lateral E)
- Leakage ↑ (vertical E)

(Donnard)

1. Full Scaling: physical + voltage

E: constant ($\frac{V_{DD}}{L}$)

delay: decrease

power, Area: decrease

But make sure not desirable to change voltages

Example

$L_1 = 90 \text{ nm}$

$L_2 = 65$

$V_{DD1} = 1.4$

$\therefore V_{DD2}$ must be 1.0

in order to keep $\frac{V_{DD}}{L}$ constant for E

E: constant

Constant voltage

2. Constant: change physical features only

dimensions ↓

voltages —

E: ↑

power: ↑

suffers from power issues

leakage problem & velocity saturation

3. Lateral: Gate shrink only shrink L

E: ↑

area: same

Device scaling:

الجهد عليه 7

N: تزداد

$S > 1$
 $\frac{1}{S} < 1$

$S = \sqrt{2}$
 $\frac{1}{S} =$
 $\frac{1}{S^2} =$
 $S^2 =$
 $S^3 =$

tech: لا يمكن زيادة نوع ال tech
 و يطلب ماذا يحصل على التردد الناتج
 وما قيمته الجديدة.

Example Slide 8:

$L = 65 \text{ nm} \downarrow$ $f = 1 \text{ GHz} \uparrow$
 $V_{PD} = 1.25$ $P = 1 \text{ W} \uparrow$

- تقلة الابعاد
- وتزداد الطاقة الناتجة
- تزداد (freq)

new $L = 45 \text{ nm}$ using constant voltage
 صفة تغيرت القيم الفيزيائية بدون التغيرات

$S = \frac{\text{old}}{\text{new}} = \frac{65 \text{ nm}}{45 \text{ nm}} = 1.41 = \sqrt{2}$

$f = \frac{1}{t} , t = RC$

$C = \frac{W \cdot L}{t_{ox}}$ و $C_{\text{new}} = \frac{1}{S}$

$f = f \cdot S^2 = 1 \times 2 = 2 \text{ GHz}$

$R = \frac{V_{\text{constant}}}{I_B (V_{DD} - V_t)^2} = R_{\text{new}} \cdot \frac{1}{S}$

$\therefore RC_{\text{new}} = \frac{1}{S^2}$


$S = \sqrt{2}$
 $S^2 = 2$

$P = \frac{E}{T} = C V_{DD}^2 = IV$
 $= (S) \text{ constant}$

$P = 1 \times \sqrt{2} = 1.41 \text{ W}$

Voltage: Constant

wires Scaling



Global wire

length increased because the increasing of RC (delay)
 $\therefore \propto$ by D_c

سؤال؟

delay for whole wire ~~it~~ itself = not change
 only delay per unit length changed

\Rightarrow shrinking wires: making them closer to each other

- \therefore increase $C \uparrow$
- \therefore $RC \uparrow$
- \therefore delay \uparrow

