



تقدم لجنة ElCoM الأكاديمية

دفتر لamacة:

الكترونيات الرقمية
والدوائر المتكاملة

من شرح:

بيان الخواصة

جزيل الشكر للطالب:

بيان الخواصة



PIC
داتا شیلد
پمپ

فیلر

Section 8.3.4 discusses SPICE perimeter capacitance models further.

The drain diffusion has a similar parasitic capacitance dependent on AD , PD , and V_{db} . Equivalent relationships hold for pMOS transistors, but doping levels differ. As the capacitances are voltage-dependent, the most useful information to digital designers is the value averaged across a switching transition. This is the C_{sb} or C_{db} value that was presented in Section 2.3.1.

Slide 25

Example 2.2

Calculate the diffusion parasitic C_{db} of the drain of a unit-sized contacted nMOS transistor in a 65 nm process when the drain is at 0 V and again at $V_{DD} = 1.0$ V. Assume the substrate is grounded. The diffusion region conforms to the design rules from Figure 2.8 with $\lambda = 25$ nm. The transistor characteristics are $C_J = 1.2 \text{ fF}/\mu\text{m}^2$, $M_J = 0.33$, $C_{JSW} = 0.1 \text{ fF}/\mu\text{m}$, $C_{JSWG} = 0.36 \text{ fF}/\mu\text{m}$, $M_{JSW} = M_{JSWG} = 0.10$, and $\psi_0 = 0.7 \text{ V}$ at room temperature.

SOLUTION: From Figure 2.8, we find a unit-size diffusion contact is $4 \times 5 \lambda$, or $0.1 \times 0.125 \mu\text{m}$. The area is $0.0125 \mu\text{m}^2$ and perimeter is $0.35 \mu\text{m}$ plus $0.1 \mu\text{m}$ along the channel. At zero bias, $C_{jbd} = 1.2 \text{ fF}/\mu\text{m}^2$, $C_{jbdsw} = 0.1 \text{ fF}/\mu\text{m}$, and $C_{jbdswg} = 0.36 \text{ fF}/\mu\text{m}$. Hence, the total capacitance is

$$C_{db}(0 \text{ V}) = (0.0125 \mu\text{m}^2) \left(1.2 \frac{\text{fF}}{\mu\text{m}^2} \right) + (0.35 \mu\text{m}) \left(0.1 \frac{\text{fF}}{\mu\text{m}} \right) + (0.1 \mu\text{m}) \left(0.36 \frac{\text{fF}}{\mu\text{m}} \right) = 0.086 \text{ fF} \quad (2.21)$$

At a drain voltage of V_{DD} , the capacitance reduces to

$$C_{db}(1 \text{ V}) = (0.0125 \mu\text{m}^2) \left(1.2 \frac{\text{fF}}{\mu\text{m}^2} \right) \left(1 + \frac{1.0}{0.7} \right)^{-0.33} + \left[(0.35 \mu\text{m}) \left(0.1 \frac{\text{fF}}{\mu\text{m}} \right) + (0.1 \mu\text{m}) \left(0.36 \frac{\text{fF}}{\mu\text{m}} \right) \right] \left(1 + \frac{1.0}{0.7} \right)^{-0.10} = 0.076 \text{ fF} \quad (2.22)$$

For the purpose of manual performance estimation, this nonlinear capacitance is too much effort. An effective capacitance averaged over the switching range is quite satisfactory for digital applications. In this example, the effective drain capacitance would be approximated as the average of the two extremes, 0.081 fF.

Diffusion regions were historically used for short wires called *runners* in processes with only one or two metal levels. Diffusion capacitance and resistance are large enough that such practice is now discouraged; diffusion regions should be kept as small as possible on nodes that switch.

In summary, an MOS transistor can be viewed as a four-terminal device with capacitances between each terminal pair, as shown in Figure 2.13. The gate capacitance includes an intrinsic component (to the body, source and drain, or source alone, depending on operating regime) and overlap terms with the source and drain. The source and drain have parasitic diffusion capacitance to the body.




FIGURE 2.13 Capacitance of an MOS transistor

هام

١. ترتيب بـ ٦٤٦ حسب البريدات
وليس حسب ترتيب الدكتور سهام
لذلك $\frac{1}{2}$ يعطى $\frac{1}{2} \times 646$ قبل $\frac{1}{2} \times 645$
٢. كما في الصورة ورقه المقابلة
فقط لـ $\frac{1}{2} \times 646$ يعطى $\frac{1}{2} \times 645$ أو $\frac{1}{2} \times 647$
بنفسك عما ورقه واحد بمجهن
٣. التركيز فقط على السنة الدراسية لزنه يتغير
لنسخ مع تغيير الأرقام والتركيز على اكتظاف
وأكنا هم والحكومات.

بيان الكوالد

Whatsapp: ٠٧٧٦٦٤٦٨٩٦

FB : / Bayan hk92

e mail : Cpe-92@yahoo.com



nMOS

Linear $V_{GS} \geq V_T$ $V_{DS} < V_{GS} - V_T$
 Sat. $V_{GS} > V_T$ $V_{DS} > V_{GS} - V_T$

$$I = \beta \left[(V_{GS} - V_T) V_{DS} - \frac{V_{DS}^2}{2} \right] \text{ linear}$$

$$I_{DS} = \frac{\beta}{2} (V_{GS} - V_T)^2 = \frac{\beta}{2} (V_{GS})^2$$

→ Saturation pinches off $V_{DS} < V_T$

$$V_{DS} > V_{DSAT} = V_{GS} - V_T$$

$$Q = C \cdot V \Rightarrow I = C \frac{dV}{dt}$$

PMOS

$V_{GS} > V_T \Rightarrow OFF$

$V_{GS} < V_T \Rightarrow ON$

$V_{DS} > V_{GS} - V_T \Rightarrow \text{linear}$

$V_{DS} \leq V_{GS} - V_T \Rightarrow \text{saturation}$

$$C_g = \frac{\epsilon_{ox} W L}{t_{ox}} \Rightarrow \text{gate capacitance}$$

$$C_{ox} = \frac{\epsilon_{ox}}{t_{ox}} \Rightarrow C_g = C_{ox} WL$$

$$\beta = \mu \frac{\epsilon_{ox}}{t_{ox}} \frac{W}{L} = \mu C_{ox} \frac{W}{L}$$

$$\text{Voltage cross channel} = V_{Gc} - V_T \\ = (V_{GS} - \frac{V_{DS}}{2}) - V_T$$

$$\mu = \frac{cm^2}{V \cdot s} = 350$$

$$\epsilon_{ox} = 3.9 \times 8.85 \times 10^{-14} F/cm$$

$$F = A/N$$

$$\lambda = 25 \text{ nm}$$

$$\mu = 10^{-10} \text{ m} = 10^{-8} \text{ cm}$$

$$\epsilon_{ox} = 10.5 \text{ F}$$

short channel $L \leq 0.25 \mu\text{m}$

$$V_{DSAT} < V_{GS} - V_T$$

$$\text{long } \geq 0.25 \mu\text{m} \quad V_{DSAT} = V_{GS} - V_T$$

$$M_P = \frac{M_N}{2}$$

V_{TP} = negative

gate Capacitance

$$C_0 = C_{ox} WL$$

Cut off

$$C_{gb} = C_0$$

$$\text{linear} = S + D = C_{GS} + C_{GD} = C_0$$

$$\text{saturation} = \frac{2}{3} C_0$$

$$C_{GS} = \frac{\epsilon_{ox} W L}{t_{ox}} = C_p W$$

$$C_p = 2 \text{ fF}/\mu\text{m}$$

$G_{SB} = \text{bottom} + \text{body} + \text{sidewall}$

$$= A S * C_{jbs} + P C_{jbssw} + W C_{jbswg}$$

A: area

$$A = W * D / w * s = 20 \cdot \frac{2}{4 \cdot 5} = 0.0125 \mu\text{m}^2$$

$$C_{jbss} = C_{jb} \left[1 + \frac{V_{SB}}{\psi_0} \right]^{-\mu_j}$$

$$C_{jbssw} = C_{jsw} \left(1 + \frac{V_{SB}}{\psi} \right)^{-\mu_{jsw}}$$

$$P = \frac{W + 2D}{W + 2S} = 14 \cdot \frac{2}{14} = 0.35 \mu\text{m}$$

$$C_{jbswg} = C_{swg} \left(1 + \frac{V_{SB}}{\psi_{swg}} \right)^{-\mu_{jswg}}$$

$$W = 4 \cdot 2 = 0.1 \mu\text{m}$$

$$W = 4 \cdot 2 = 0.1 \mu\text{m} \quad D = S = 5 \cdot 2 = 0.1 \mu\text{m}$$

non ideal

$$I = \frac{\beta}{2} (V_{GS} - V_T)^2 (1 + \lambda V_{DS})$$

$$\lambda = 0.09$$

$$V_T = f \sqrt{V_{SB}}$$

nominal $\rightarrow V_{SB} = 0$

$$E = \frac{V}{L} = \frac{V_{GS}}{t_{ox}} = \frac{V_{DS}}{L}$$

$$K = \beta \frac{W}{L} K' = \frac{W}{L} \beta'$$

$$\text{ratio} = \frac{\beta P}{\beta n}$$

First ω

temperature / body effect

$$V_T = V_{TO} + \gamma (\sqrt{ds + V_{SB}} - \sqrt{\phi_s})$$

ϕ : surface potential

$$\phi = 2 N_t \ln \frac{N_A}{n_i}$$

N_A : doping level

$$n_i = 1.45 \times 10^{10} \text{ cm}^{-3}$$

$$V_T = 26 \text{ mV}$$

$$\gamma = \frac{t_o x}{\Sigma_{ox}} \sqrt{2 q \epsilon_{Si} N_A}$$

DIBL

$$V_{T \text{ new}} = V_{T \text{ old}} - n V_{ds}$$

$$I_{dn} = \frac{\beta_n}{2} (V_{inv} - V_{tn})^2$$

$$I_{dp} = \frac{\beta_p}{2} (V_{inv} - V_{DD} - V_{tp})^2$$

$$r = \frac{W_p}{W_n} \frac{V_{SAK}}{V_{SAK}}$$

$$V_{inv} = \frac{V_{DD}}{2} + V_{tp} + V_{tn} \frac{1}{r+1}$$

$$V_{inv} = \frac{V_{DD}}{(2b^2r+1)} r=1 \quad V_{tn} = -V_{tp}$$

$$I_p = I_s (e^{\frac{V_D}{V_T}} - 1)$$

$$I_{ds} = I_s (e^{\frac{-V_t}{nV_T}})$$

$$\frac{2bV}{J} = \frac{2bV}{2ab} = \frac{V}{a} = J$$

$$I_g w = J x w = J - X$$

$$\frac{2b}{a} = 0.703$$

$$NMIT = V_{OH} - V_{IH} = V_{DD} - V_{TH}$$

$$NMIL = V_{OL} - V_{OL} = V_{OL} = 0$$

$$\text{delay} = \underline{RC}$$

$$-t/4$$

$$V_{out} = V_{DD} e^{t/RC}$$

$$t_{pd} = RC \ln 2 = RC$$

$$t_{pd} = (3+3m) RC \text{ inverter}$$

$$\frac{V_A}{V_D} > -1 \Rightarrow V_D < V_A$$

$$20Mq$$

$$270 \leq 3V < 29V$$

$$no \Delta V > 2pV$$

$$270 \leq 3V < 26V$$

$$3V - 2pV > 25V$$

$$3V - 2pV > 26V$$

$$3V - 2pV > 27V$$

$$3V - 2pV > 28V$$

$$3V - 2pV > 29V$$

$$3V - 2pV > 30V$$

$$3V - 2pV > 31V$$

$$3V - 2pV > 32V$$

$$3V - 2pV > 33V$$

$$3V - 2pV > 34V$$

$$3V - 2pV > 35V$$

$$3V - 2pV > 36V$$

$$3V - 2pV > 37V$$

$$3V - 2pV > 38V$$

$$3V - 2pV > 39V$$

$$3V - 2pV > 40V$$

$$3V - 2pV > 41V$$

$$3V - 2pV > 42V$$

$$3V - 2pV > 43V$$

$$3V - 2pV > 44V$$

$$3V - 2pV > 45V$$

$$3V - 2pV > 46V$$

$$3V - 2pV > 47V$$

$$3V - 2pV > 48V$$

$$3V - 2pV > 49V$$

Ch.5

$$W = \frac{4A}{L}$$

$$V_{out} = V_{DD} e^{-t/\tau}$$

$$t_{pd} = RC$$

$$d = f + P$$

$$f = g \cdot h$$

$$h = \frac{C_{out}}{C_{in}}$$

$$g = \frac{\text{Capacitance of 1 input}}{\text{Inverter Capacitance}}$$

$$\tau = 3RC$$

$$N_{and} = \frac{n+2}{3}, N_{OR} = \frac{2n+1}{3}$$

Ring

$$T = 2Nd \quad N: \text{stages} \quad h = 1$$

$$f = \frac{1}{T \cdot \tau} \quad d=2 \quad T = 2Nd \quad f = \frac{1}{2Nd}$$

F04 inverter

$$\text{delay} = d \cdot \tau = \text{second}$$

Ring :

$$T = 2Nd \\ = 4N\tau \quad \therefore d = 2\tau$$

Second

multi-stage

$$G = \pi g_i$$

$$H = \frac{C_{out}}{C_{in}}$$

$$P = P_1 + P_2 + \dots + P_N$$

$$d_i = f_i + P_i$$

$$F = \pi g_i h_i = \pi \hat{f}_i = (\hat{f}_i)^N$$

$$F = GH B$$

$$HB = \pi h_i$$

$$D = N\hat{f} + P = D(F)^{\frac{1}{N}} + P$$

Branch

$$B = \pi B_i$$

$$F = GH B \Rightarrow H = \frac{C_{out} \text{ final}}{C_{out} \text{ first}}$$

$$BH = \pi h_i$$

$$\text{effort delay} = N\hat{f}$$

$$\text{intrinsic delay} = \sum P_i = N\hat{f}$$

$$\text{Total} = N\hat{f} + P$$

Sizing :

$$\hat{f} = g \cdot h \Rightarrow$$

$$\hat{f} = g \cdot \frac{C_{out}}{C_{in}}$$

best number :

$$\hat{f} = 4$$

$$F = (\hat{f})^N \quad \text{by log assume } N = 3$$

$$D = 3 \times \hat{f} + NP$$

$$N = \log_4 F$$

Digital Design

Ch. 6

$$t_{pd} f = P + 1$$

$$t_{pd} r = (P+1) \frac{M}{P}$$

$$\text{least } P_{\text{delay}} = \sqrt{M}$$

$$M = \frac{M_P}{M_N} = 2$$

Ch. 7

Total power = dynamic + static

$$P = I \cdot V$$

$$P = \frac{E}{\text{Time}} = \frac{\int p(t) dt}{T}$$

$$E = \text{Area} = \int_0^T p(t) dt$$

$$P = \frac{1}{T} \int_0^T p(t) dt$$

$$P = I^2 R = \frac{V^2}{R}$$

$$E_C = \frac{1}{2} C V^2, E_{\text{diss}} = C \cdot V_{DD}^2$$

$$\downarrow \text{stored} \quad P = \frac{E}{T} = E \cdot f$$

P switching: dynamic

$$P = \alpha C \cdot V_{DD}^2 \cdot f$$

$$E = [P \cdot T]$$

* dynamic power =

$$[\alpha C_{mem} + \alpha C_{logic}] V_{DD}^2 f$$

Probability: α

$$P_i = 1 - \bar{P}_i$$

$$\chi_i = P_i * \bar{P}_i$$

$$\text{AND}_2 = P_A P_B$$

$$\text{Nand}_2 = 1 - \text{and}_2 = 1 - P_A P_B$$

$$\text{NOR}_2 = \bar{P}_A \bar{P}_B$$

$$\text{OR}_2 = 1 - \text{NOR}_2 = 1 - \bar{P}_A \bar{P}_B$$

$$\text{XOR}_2 = P_A \bar{P}_B + \bar{P}_A P_B$$

static power

$$W = \begin{cases} \text{high} \\ \text{normal} \end{cases}$$

$$W = \text{no.} \times 2 \times 0.025 \times 10^{-6} \times \%$$


$$I_{\text{sub}} = W \times V_{t_{\text{sub}}} \times \text{off \%}$$

$$I_{\text{gate}} = W_{\text{total}} \times V_{t_{\text{gate}}} \times \text{ON \%}$$

$$I_{\text{junct}} = W_{\text{total}} \times V_{t_{\text{junct}}}$$

$$\text{Total Leakage} = I_{\text{sub}} + I_{\text{gate}} + I_{\text{junct}}$$


$$\text{power} = \text{Leakage} \times V_{DD}$$



⇒ integrated ccts: ⇒ many transistors on one chip.

VLSI: Very large scale integration

Metal Oxide Semiconductor :- Fast, cheap
 SiO_2
 - low power transistors



miniaturization:

most important achievement in DIC

- Faster
- Smaller
- Cheap : less cost
- less power
- more transistors per chip

less cost, higher performance

} ⇒ enhance performance

Moore's Law: # transistors double every 18 months
 ⇒ every 1 year & half

Transistors Types

or
Bipolar


BJT

Bipolar

nph
pnp



- old technology
- ~~Current driven~~ dependent on Current to perform operation



* 2 terminals → C
→ E

* The 2 devices hard to scale

→ consume current \Rightarrow consume power

→ consume/burn power quickly
 \therefore Excellent amplifiers

depend on the voltage to perform operation


MOSFET
metal oxide
Semi conductor

MOS

→ new technology
→ voltage driven

→ low power

→ very high integration



- base, gate
- source
- drain
- body


Bipolar



BJT



CMOS




If short $\approx v = 0.2$

CMOS gates

① The Inverter


$\Rightarrow \text{NOT}$ gate

Using 2 MOS transistors



$$Y = \bar{A}$$

A	Y
0	1
1	0



When $A = 0 \Rightarrow$ base is off

no voltage on the base


\Rightarrow no current

\therefore Mos is off

\therefore n Mos: off


Then $V_y = V_{DD} \Rightarrow y \text{ is on}$

① when $A = 0$ (off)



$$Y = \bar{A}$$

p Mos \rightarrow on
n Mos \rightarrow off



mores low

transistors / / 1st class

18 us



18 us, 18 us, 18 us

31

- n Type = extra electron

+ p Type = hole

\Rightarrow Silicon is poor conductivity \Rightarrow so we add Dopant,
To increase conductivity



جی و جی gate و base ای ریزیت موس


(off و on) دستیاری
Desire

CMOS gates

① The Inverter

\Rightarrow NOT gate


Using 2 Mosfet transistors



$$Y = \bar{A}$$

A	Y
0	1
1	0

4



When $A = 0 \Rightarrow$ base is off

no voltage on the base


\Rightarrow no current

\therefore Mos is off

\therefore n Mos: off


Then $V_y = V_{DD} \Rightarrow Y$ is on

① when $A = 0$ (off)



$$Y = \bar{A}$$

p Mos \rightarrow on
n Mos \rightarrow off



mores low

transistor 11 mosfet

$\oplus 18$ us

in/ out, in, in JS

⇒ logic Gates in Digital electronics

- ① not inverter ② and, ③ OR, ④ NAND, ⑤ NOR

⇒ Diodes: BJT transistor allows Current passing in one Direction

→ Current Drive




Cut OFF mode

$$I_D = 0$$

$V_D < V_{D(\text{on})}$

Diode



conducting modes

$$I_D > 0$$

$$V_D = V_{D(\text{on})} = 0.7$$

Diode junction
Mos

Diode - transistor logic


⇒ Diode-transistor logic performs only AND / OR functions

① AND

If

$$\begin{aligned} V_{in} &> V_{DC} - V_{D(\text{on})} \\ \therefore & + \text{---} \Rightarrow \text{OFF} \end{aligned} \quad \left. \begin{array}{l} \text{off} \\ \text{2 diodes} \end{array} \right\}$$

OFF \rightarrow 2 diodes are off




1	2	out
L	L	L
L	H	L
H	L	L
H	H	H

off

- ⑥ If both are off $\Rightarrow I = 0$
 If either one is on $I = \frac{V_{DC} - V_D - V_{in}}{R_1}$

2 OR gate


$$V_{in} > V_D \Rightarrow \underline{\text{on}}$$



I	2	out
L	L	L
H	L	H
L	H	H
H	H	H

if one at least is on

$$I = \frac{V_{in} - V_D}{R}$$



I	S	T
J	J	J
J	H	J
J	J	H
J	H	H

$$\frac{V_{in} - V_D - 30V}{R} = I \leq 0 \text{ mA}$$

Bipolar Junction Transistor

① Cut off

$$V_{BE} < 0.7$$

$$I = 0$$

Forward inverse


$$V_{BE} = 0.7$$

Saturation

$$V_{BE} > 0.7 = 0.8$$

$$V_{CE} = 0.2$$

$$I_E = I_B + I_C = (\beta + 1) (I_B)$$



② Resistor Transistor logic (RTL)


Inverter

Bipolar

$$V_I - GND \geq 0.7$$


Saturation $V_O = V_{BE}$

V_O ≥ 0.7 , $V_{CE} \leq 0.2$



② RTL: NAND/NOR gates



① NAND




	1	2	V_O
1	L	L	H
2	H	H	L
1	L	H	H
2	H	L	


case 2, 4

② NOR







② DTL :



DTL
inverter



\Rightarrow **DTL /NAND**



S	I
1	1
1	0
0	1
0	0

permutation
permutation



TTL → forward
reverse

Key OFF saturation

9

③



TTL

: transistor-transistor logic

①

Inverter

- Safe
- but slow



② TTL NAND Gate


$$I_B + I_C = I_{E1} + I_{E2} + I_{E3}$$

if one input $< V_{IL}$

$Q_1 \Rightarrow \text{OFF}$

all $> V_{IH} \Rightarrow Q_1 \text{ saturation}$

$$\Sigma I_E = (I_B + 1) I_B$$



Emitter-Coupled logic

①

2 modes only:

cut off mode

saturated forward mode active


② Fastest switching

TTL easily

③ highest power dissipation of all logic families

fast but sensitive

① Basic ECL Current Switch



TTL

ECL

- Safe


- positive

- slow


- fast

10

② Resistor EC Current Switch



③ ECL NOR/OR switch Gate



TTL

① Connected to The Key BJT


② Connected to The First BJT

- ECL NOR/OR Gate

Gates

JTG
OR gate

1 CMOS inverter



CMOS

2 Diodes (Bipolar transistor)


AND

DRL


OR

Diode-Resistor logic

① AND



② OR




3

BJT


RTL

① Resistor ② Transistor logic


① Inverter



② NAND



③ NOR



R_B goes to P15


4

DTL

Diode - transistor logic

12


① inverter



D_1 is connected to The Key

first Diode

② NAND Gate



D_2 is connected to the first Diode D_1

$NAND = AND + inverter$


$DTL = AND \text{ } DRL + \text{inverter}$ RTL

5


TTL

: transistor transistor logic

① inverter



② NAND




(5)

ECL


13.

Emitter - Coupled logic



① Base ECL Current switch




② Resistor ECL current switch




③ ~~NAND~~ NOR/OR



Lecture 3




CMOS




\Rightarrow Current flow Controlled by Gate

Lecture 3: Steps



P Mo s




V_{CC} ↑ V_{DD}

V_{SS} ↓ T ↓ ground


heavy

always in Reverse Bias



\Rightarrow Current Source \rightarrow Drain

SiO_2 : Very good insulation material + low price + good



\Rightarrow n+, n+ source and
The Drain are separated
by p material

* n MOS

\Rightarrow When applying V_G = Create layer of electrons
 → apply voltage on the gate
 → open tap

* Reverse \Rightarrow
 \Rightarrow no conduction between
the 2 terminals
 ∴ no current

ED by use Diodes \Rightarrow Go to
Reverse Bias

\Rightarrow Cannot build $n+$ $|$ $n+$: Then will be short cct
always

but we only need to allow / stop electrons

① Voltage on Gate \Rightarrow electrons \Rightarrow short cct \Rightarrow conducting mode

\rightarrow P Substrate material
 ↳ only for nMOS


* electrons : n+ (-)

* holes : p+ (+)

: material of silicon which holds cct
 but contain of p material
 but in pMOS \Rightarrow must be a well
 off n type material in order
 not to build short cct.

* PMOS \Rightarrow nMOS ~~style~~ ~~use~~

The source & The Drain are p material



\Rightarrow applying U_g on The Gate: Create layer of holes between The 2 terminals

\rightarrow but make sure that b substrate is only for nMOS

N Mos connected \Rightarrow ground (p substrate)

P Mos connected \Rightarrow Vdd (n well)

\hookrightarrow why: to keep Diode in reverse mode

mask: a layer of some material

* Wafer: slide of silicon


Fabrication Steps

- start with blank wafer
- building from inverter from bottom up

photo lithography silicon resist is ↑ (SiO₂) no resist

→ cover entire surface of silicon with photo Resist

- ① material or photo sensitive material
- ② place a mask




Steps

- ① Silicon wafer on P substrate is covered with O₂

⇒ Oxidation : SiO₂ Growing on the top of wafer
 $H_2O \rightarrow O_2$ respire SiO₂


∴ we get



Step 2

2 photoresist : photo sensitive light-sensitive material

Covers ~~to~~ wafer with light-sensitive material




Step 3

remove soft ~~high~~ photo

3!

Lithography


remove light-sensitive where n-well mask should be built



polysilicon : ~~also at~~

- after n-well is built inside wafer
- very thin layer of gate oxide

by chemical vapor Deposition CVD polysilicon
material covers thin gate oxide



4) step 4: Etch

hard \rightarrow acid
insoluble in acid
soft \rightarrow acid


20

after \Rightarrow The light-sensitive material is removed
but SiO_2 will resist the n-well.

SiO_2 (oxide) is etched with acid
 \Rightarrow n-well is protected by photoresist

\Rightarrow only attack oxide where photoresist has been exposed

SiO_2 is hard \Rightarrow lithography, etching is hard
only photoresist is soft





5) Strip photoresist

photoresist \rightarrow photoresist

photoresist is a mixture of acids

photoresist is a mixture of acids \rightarrow resistance




Step 6 | n-well**Step 7 | poly silicon**

1- deposit a thin layer of gate oxide


* The Gate is made of polysilicon

but in order not to make short cct between drain * and the source * we \Rightarrow gate oxide (SiO_2) must be deposited

**Step 8 | polysilicon patterning**


* Pattern polysilicon for $\begin{cases} \rightarrow nMOS \text{ gate} \\ \rightarrow pMOS \text{ gate} \end{cases}$

مما يعطى \Rightarrow two gates one for nMOS and one for pMOS




Step 9 | Self-aligned process

- 1. cover with oxide




- 2. mask to expose ~~wire~~ where n+ Dopeants Should be Diffused to [Drain, source] \Rightarrow nMOS




Step 10

N-Diffusion

- form n+ regions
- Gates are not Diffused \Rightarrow polysilicon better than metal because it doesn't melt during Diffusion N+



Step 11 : P-Diffusion




Step 12 : Contacts

1. deposit layer of oxide
2. layer of oxide is ~~is~~ thick fied
3. etch oxide regions where contacts are needed

~~length~~ Step 13 : metalization

- covers metal over the wafer ~~is~~
- pattern & remove excess metal



∴ chip: set of masks

89

241

Distance between source & drain \Rightarrow length of channel

feature size $\Rightarrow 2\lambda = F$

$$\lambda = \frac{F}{2}$$

$$\text{width} = f$$

$$\text{length} = \lambda$$

$P+$ 2λ $P+$

$n+$ 2λ $n+$

Source side & Drain

$$\text{width/length} = 4\lambda / 2\lambda$$

$$\text{if } f =$$

$$L = 2\lambda$$



Diagram to be copied

Transistor Theory and DC characteristics

Theory

introduction ✓

DE - DIC

BJT
Diodes
Gates ✓

CMOS
nMOS
pMOS
operations ✓

to talk about
 I, V, C

analysis

DS

* voltage is constant in the circuit

- Simpler
- value of the voltage or current in constant condition

Transient

→ voltage is dynamic

→ focus on delays

* how does it take to change input or output for certain value

e.g.: inverter: invert value


low → high

this change needs delay

delay: how long it takes to make this transition

① How delays

② How power




if there is volt on the gate: tap is on
no voltage: channel is off

→ in nMOS \Rightarrow normal mode is idle

\Rightarrow but conduction happens by establishing a channel
by creating layer of electrons under the Gate
by applying + charge on the Gate

عند تطبيق فولتاج على قطب الگيت ينبع منه إيجار




* Conditions to Create Conduction Channel :-

1. positive charge on Gate which creates vertical plus electrons
2. voltage difference to create current \Rightarrow pressure

Voltage difference

↳ by 2 electrical fields:




Horizontal

Sweep electrons \Rightarrow create current

builds Channel

in gate : sweep electrons have element A

in drain : sweep electrons have element B



charge

$$Q = C \cdot V$$

Capacitor

$$\frac{dQ}{dt} = C \cdot \frac{dV}{dt} \Rightarrow I = C \cdot \frac{V}{DT}$$

(N) p side

Current: $+ \Rightarrow -$ electrons: $- \Rightarrow +$

opposite charge

channel = Gate + body (capacitor) $\Rightarrow P_{\text{substrate}}$

channel operation modes

1. accumulation
 2. Depletion
 3. inversion
- no conducting mode
- conducting mode

① accumulation: The Gate Connected to Low Voltage (-)
 or to ground and the Diode is Reverse Bias
 OFF State \Rightarrow only holes in absence of electrons

② Depletion: When applying positive Charge on the Gate
 $V_G > V_T > 0$
 repels the holes \Rightarrow still no conducting mode

The positive charge
not strong

③ Inversion: positive charge is strong
 Invert type of material

$V_G > V_T \Rightarrow \text{Threshold}$



\Leftrightarrow voltage when device
is conducting

Electrons

Voltage controls only on/off modes on the Gate
 → Mos $\Rightarrow \underline{V_G}$
~~It~~
 Consume power less than BJT

$I_B - K$ BJT \Rightarrow V_{BE} \downarrow I_B
 I_B increase \Rightarrow is more loss \downarrow
 Consume more power

Mos Terminals



The Region operations

1. CutOff
2. linear
3. Saturation

Modes

OFF
 \downarrow
 CutOff

ON
 \downarrow
 linear Saturation


1. Cut OFF region : region where There is no channel

→ The Tap Key is OFF switch: open
diode: reverse bias
Current between Drain & Source = 0

Gate V_G is $< V_T$: no channel exists

I

Cut-OFF mode



$$V_{GS} < V_T$$

$$I_{DS} = 0$$

Accumulation operation mode

Cut OFF: non-Conducting mode

Conducting modes

Linear


Saturation

There is channel.

2

Linear

Conducting mode



$$V_{gd} = V_{qs}$$

30

Depletion + inversion

$$V_d > V_s \quad \text{ايجز}$$


الستائر من لكمه (لذا)

d →

electrons: $s \rightarrow d$

I_{ds} increases
with V_{ds}

$$I \uparrow V_{DS} \uparrow \frac{dV_{DS}}{R}$$




$$\underline{V_t} : V_{\underline{\text{threshold}}}$$

العنبة (أ) رجع (ك)

متغير (الكتلية)

$$\begin{array}{l} \textcircled{3} \\ \textcircled{4} \end{array} \quad \boxed{v_{gd} > v_t}$$

- ⇒ more voltage on The gate
- = More Current in The channel



Relation between Current I_{DS} & V_{DS} (Id characteristics)

$$I = \beta \left[(V_{GS} - V_t) V_{DS} - \frac{V_{DS}^2}{2} \right]$$

$$I_{ds} = \beta [V_{gt} - \underline{V_{ds}} - \frac{\underline{V_{ds}}^2}{2}]$$

* در صحیح ! -
الحمد لله رب العالمين العزائم خفیته درون

وَمُهَاجِرٌ لِلترْبِيعِ

حاصلون بعدهم الاعياد منطق

وَهُنَّا كُلُّ بَنِي إِسْرَائِيلَ وَمُقْتَلُهُمْ مُعْلَمَةٌ لِّلْأَجْنَابِ

كُلُّنَّ يَبْيَنُ لِهَا تَعْقِدَ

ولو عيادة فليل على V_{ds}



3 Saturation Conducting mode

31

- Channel pinches off

- I_{ds} indep. V_{ds}


- Current saturates



- ① $V_{gd} < V_t$
- ② $V_{ds} > V_{gs} - V_t$
- ③ $V_{gs} > V_t$

⇒ Voltage at drain will be larger than gate voltage $- V_t$

at moment when channel pinched



independent of V_{ds}

$$V_{ds} = V_{gs} - V_t$$

if $V_d > V_g$

Source ground

In saturation region
same Current no change

$$I_{ds} = \beta (V_{gs} - V_t)^2$$

$$I_{ds} = \frac{\beta}{2} (V_{gt})^2$$


$$V_{gt} = V_{gs} - V_t$$

$$= V_g - V_t$$

$$\text{Time} = \frac{L}{\underline{V}} = \frac{L}{\underline{\mu} \cdot \underline{E}} =$$

مدة اللوحة

$$\Sigma_{ox} = 3.9 * 8.85 * 10^{14}$$



Cross Channel
linear region

$$dQ = C \cdot dV$$

$$I = C \cdot \frac{dV}{dt}$$

$C = C_g$: Capacitor cross channel
Vertical

$$C_g = \frac{\epsilon_{ox} W L}{t_{ox}}$$

ϵ_{ox} : Thickness of oxide (isolation area)
permittivity of space

$$C_{ox} = \frac{\epsilon_{ox}}{t_{ox}} \Rightarrow C_g = C_{ox} WL$$

$$\begin{aligned} V &= V_{gc} - V_t \\ &= \left(V_{gs} - \frac{V_{ds}}{2} \right) - V_t \end{aligned}$$

$V = U \cdot E$ \rightarrow electrical field
velocity constant

V_{gc} : Voltage on Gate applied

$$\epsilon_{ox} = 3.9 \epsilon_0$$

$$V_{gt} = V_{gs} - V_t$$

$$\beta = U C_{ox} \frac{W}{L}$$

~~REMEMBER THESE FORMULAS~~

\therefore Current equation for linear region

$$I_{\text{linear}} = \beta \left[\frac{(V_{gs} - V_t)V_{ds} - \frac{V_{ds}^2}{2}}{V_{gt}} \right]$$


$$\therefore I = \beta \left[V_{gt} V_{ds} - \frac{V_{ds}^2}{2} \right]$$

321

$$V = V_{gc} - V_t$$

* Voltage cross channel

V_t lost \leftrightarrow voltage V_t used to establish channel



$$C_g = C_{ox} WL$$

V_{gc} : Voltage on Gate applied

$$\epsilon_{ox} = 3.9 \epsilon_0$$

$$V_{gt} = V_{gs} - V_t$$

$$\beta = U C_{ox} \frac{W}{L}$$

~~REMEMBER THESE FORMULAS~~

in the case of -
the voltage -
is given -
linear region

Cutoff

linear

$$V_{GS} < V_T$$

$$V_{GS} > V_{GD} > V_T$$

$$V_{GS} \geq V_T$$

$$V_{DS} \leq V_{GS} - V_T$$

$$I_{DS} = 0$$

$$I_{DS} = \beta \left[(V_{GS} - V_T) V_{DS} - \frac{V_{DS}^2}{2} \right]$$

$$I_{DS} = \beta \left(V_{GS} V_{DS} - \frac{V_{DS}^2}{2} \right)$$

Saturation

$$V_{GD} < V_T$$

$$V_{GS} > V_T$$

$$\therefore V_{GD} < V_{GS}$$

$$V_{DS} > V_{GS} - V_T$$

$$I_{DS} = \beta \frac{(V_{GS} - V_T)^2}{2}$$

$$I_{DS} = \beta \frac{V_{GS}^2}{2}$$

e.g $t_{ox} = 100\text{A}$

$$\mu = 350 \text{ cm}^2/\text{V.s}$$

$$V_T = 0.7 \text{ volt second}$$

$$\frac{w}{L} = \frac{4}{2} \lambda$$

$$\beta = \mu C_{ox} \frac{w}{L}$$

$$C_{ox} = \frac{\epsilon_0}{t_{ox}}$$

$$\epsilon_0 = 3.9 \times 8.85 \times 10^{-14}$$

$$\frac{w}{L} = \frac{4}{2} \lambda$$

$$\lambda = 2 \lambda$$

$$\begin{aligned} \beta &= \frac{350 \text{ cm}^2}{\text{V.s}} \cdot \frac{3.9 \times 8.85 \times 10^{-14} \text{ F}}{100 \times 10^{-8} \text{ cm}} \cdot \frac{w}{L} \\ &= 12080 \times 10^{-6} \cdot \frac{w}{L} \cdot \frac{\text{F}}{\text{V.s}} \\ &= 120 \frac{\text{mA}}{\text{V}^2} \cdot \frac{w}{L} \end{aligned}$$

$$\lambda = 10^{-10} \text{ cm}$$

$$\epsilon_0 = 3.9 \times 8.85 \times 10^{-14} \text{ F/cm}$$

$$\text{mobility} = \frac{\text{cm}^2}{\text{V.s}} \cdot \frac{\text{volt}}{\text{volt}}$$

$$Q = C \cdot V$$

$$I = C \cdot \frac{V}{S}$$

$$A = F \cdot \frac{V}{S}$$

$$F = \frac{A \cdot S}{V}$$

$$F_A = F \cdot V$$


$$F = \frac{A}{V}$$

$$\frac{MF}{V \cdot S} = \frac{\mu A \cdot S}{V \cdot S} = \frac{A}{V^2}$$

example:

341

$$V_{GS} = V_G - V_S \\ = 3 - 0 = 3$$



assume

$$V_T = 1 \text{ volt}$$

$$V_{DS} = 5 \text{ V}$$

$$V_{DS} > V_{GS} - V_T$$

$$5 > 3 - 1$$


$$5 > ? \quad L$$

saturation mode

① if $V_{GS} \geq V_T$

$$3 \geq 1 \quad \checkmark$$

in conducting mode either linear or saturation



if $V_{GS} < V_T \Rightarrow$ off state

in nMOS


① Long channel
by default long

$$L = 0.25 \mu\text{m}$$

$$V_{DSat} = V_{GS} - V_T$$

V_{DSat}

② Short channel
 $L < 0.25 \mu\text{m}$
 $V_{DSat} < V_{GS} - V_T$
linear



V_{DSat} : depend on technology of transistor

Channel pinches off in saturation

$$V_{GD} < V_T \quad \frac{A}{V} = \frac{V}{R} = \frac{2.5}{2.5} = 1$$

example / 15

Process = 65 nm (actual length of process) ~~25~~

length between 2 n+ = 25 nm (minimum drawn length)

$$\lambda = 25 \text{ nm}$$

$$W = 4\lambda \Rightarrow 100 \text{ nm} = 0.1 \text{ mm}$$

$$L = 2\lambda \Rightarrow 50 \text{ nm} = 0.05 \text{ mm}$$

$$B = \mu C_{ox} \frac{W}{L}$$

$$C_{ox} = \frac{\epsilon_0}{t_{ox}}$$


$$A^o = 10^{-8} \text{ cm}^2$$

$$f = \frac{A}{V} \text{ Amper/Volt}$$

$$\epsilon_0 = 3.9 \times 8.85 \times 10^{-14} \frac{f}{\text{cm}}$$

I
 ↗ Saturation
 ↘ Linear

long channel




$$\frac{W}{L} = \frac{4\lambda}{2\lambda} = 2$$

Vgs : 0V

on off

Vds
linear Saturation



diff



n Mos

electrons

elsewise

p Mos

holes



- ① The higher voltage is Drain and lower is Source
- ② Current $D \rightarrow S$
- ③ M_n : larger mobility
- ④ Larger Current
- ⑤ Faster
- ⑥ everything is opposite than p-Mos

$$\text{if } V_{TN} = 0.3 \text{ V}$$

$$V_{GS} = +$$

everything greater in n-Mos will be less/lower in p-Mos

everything positive \Rightarrow negative
n-Mos p-Mos

$$\therefore V_{DS} / s \leq V_{DS}$$

- ① higher is Source and lower is Drain

- ② Current $S \rightarrow D$

- ③ M_p : Mobility of holes is lower than Mobility of electrons

- ④ less Current $2-3$ lower than M_n

- ⑤ Slower

must be wider than n-Mos
To provide same current

⑥

$$V_{TP} = -0.3 \text{ V}$$

wider: R_{SD}

$$\frac{C_{PS}}{W_{PS}}$$

P Mos

OFF

$$V_{GS} > V_T$$

ON

$$V_{GS} \leq V_T$$

linear

$$V_{DS} > V_{GS} - V_T$$

Saturation

$$V_{DS} \leq V_{GS} - V_T$$

n-Mos \downarrow \downarrow , \downarrow vs \downarrow




$$\frac{M_n}{M_p} = 2$$

Capacitance


in n Mos

* Any 2 conductors separated by insulator = capacitance

When There is a channel : ON state



Diffusion Capacitance



① Gate Capacitance :

Vertical Capacitance created by

Conductor \Rightarrow gate poly silicon

Insulator

$n+$ Conductors \Rightarrow source / drain overlaps



2 Components \Rightarrow

Channel with overlaps

* overlap: SiO_2 over $n+$ material

② diffusion Capacitance :


S / D region Source / drain Capacitance with body horizontal capacitance when there thin $n+$ material with p-type Then there is Diffusion region around source & drain will caused capacitance



$$C_o = C_{ox} \cdot W \cdot L$$


Channel Components :

- 1 - gate channel source
- 2 - " " " bulk
- 3 - " " " drain
- 4 - gate drain overlap
- 5 - " source "




Channel
Capacitance : total

overlap
drain
bulk
channel
source



gate - capacitance




Total Capacitance of gate from

drain = Channel component + overlap component

Total = gate drain overlap capacitance + gate channel drain capacitance

Total capacitance \Rightarrow $C_{gd} + C_{gs}$

Gate \Rightarrow $C_{gd} \approx C_{gs}$



Initial input capacitor \approx off bias

Vertical capacitance
and no channel

gate capacitance : gate & channel component

at Cut-off state: Capacitance created by bulk component by holes


all Capacitance between Gate & bulk

Bulk capacitance میان gate و bulk کا Vt کیلئے ہے

کھنپی و نکلی صفت کا لئے ممکن ہے

drain / source capacitance اس کا مطلب ہے

increases



Saturation

drain component
وہ Channel
to pinched

فی حالہ اس

کا مطلب
کہ

Source

Channel - Source
Channel - Bulk
Source - Gate - overlap

Capacitor in Saturation region = $\frac{2}{3}$ max value

$$\text{Linear} = C_0$$

$$\text{Cut off} = C_0$$

$$\text{Saturation} = \frac{2}{3} C_0$$

PE

40

- wall away from channel has special capacitance
- wall next to channel has special capa.
- bottom has ...

⇒ assume channel with source -

$$C_{gs} = \frac{\epsilon_0}{t_o} WL = C_{\text{permittion}} \underline{W} \text{ per unit}$$

Diffusion Capacitance

① bottom capacitance (floor): P-type with n+
 = Junction Capacitance * Area S/D

per unit area \rightarrow all caps to below bottom

$$\text{Area} = W * D \text{ or } W * S$$

Generally

bottom capacitance = factor * Area


$$\text{factor} = C_{JBS} \text{ Capacitance}$$

\hookrightarrow junction body to source Capacitance

\hookrightarrow in drain lets use C_{JBD}

V_{SB} = differential voltage (source & body)

② Side wall Capacitance



* Total source drift Capacitance

$$C_{Sb} = AS * C_{jbs} + PS * C_{jbssw}$$

↓ bottom
 per length

↓ walls side
 Perimeter
 per length

or $A = WD$

$A = WS$

$(PS) = W + 2D$
 or $= W + 2S$

$$C_{jbs} = C_{jsw} \left(1 + \frac{V_{SB}}{\Psi_0} \right)^{-M_{jsw}}$$

$$C_{jbssw} = C_{jsw} \left(1 + \frac{V_{SB}}{\Psi_{sw}} \right)^{-M_{jsw}}$$

* side wall abutting channel

$$C_{jbsswg} = C_{jsw} \left(1 + \frac{V_{SB}}{\Psi_{swg}} \right)^{-M_{jswg}}$$

$$n = 10^9$$

$$P = 10^{-12}$$

$$F = 10^{-15}$$

$$\lambda = 0.25 \text{ nm}$$

$$W = 4 \lambda$$

$$L = 2\lambda$$

$$D = 5 \lambda$$

$$S = 5 \lambda$$

IP Short channel enters saturation region


Very quickly

= Current has value but \Rightarrow current start is useless

\Rightarrow ~~shorted~~ if transistors are shrunked

\Rightarrow they will saturate quickly

and k_{ox} very small



\Rightarrow electrons which are trapped in SiO_2 will change
The threshold of device

Then we need higher VT : need higher
voltage to establish
channel

\Rightarrow shrink distance \Rightarrow larger electrical field
electrons will collide with SiO_2 atoms

Non-Ideal Transistor Theory


⇒ What happens when we shrink transistor?
using super technology nMOS

Shrinking transistor: shrink physical dimensions of device

L
length of channel

t_{ox}


thickness of SiO_2



↓ after shrinking

⇒ ① lateral electrical field

$$E_H = \frac{V_{ds}}{L} \quad N = M E_{\text{lateral}}$$



⇒ ② Vertical electrical field


$$E_V = \frac{V_{gs}}{t_{ox}}$$

⇒ Shrinking using super technology with same behaviour and same parameters to get smaller devices

⇒ we want to get super technology

Shrinking t_{ox} & $L \Rightarrow$ lateral & vertical E goes ↑

long channel $\Rightarrow 25 \text{ nm} = 0.25 \mu\text{m}$



long channel is better because the current is greater since the current is the blood of the transistor base of conduction

* we don't prefer short channel

- Velocity Saturation
- mobility depreciation

\Rightarrow vertical electrical field : to establish channel between Gate & body

\Rightarrow lateral: push electrons S \rightarrow D

1 \star **Velocity saturation!** : Shrinking transistors Then The lateral electrical field Then The velocity of electrons increases up to limit \Rightarrow electrons collides with SiO_2 Then decrease electrons speed in $\text{SiO}_2 \Rightarrow$ saturates quickly

\rightarrow increasing lateral electrical field causes electrons be sucked by Gate (+ charge) and some electrons be trapped in SiO_2 Causing increasing N_t because if we want to establish a channel we need higher voltage front of a layer of electrons in SiO_2 $I_{ds} \downarrow$ expected

\Rightarrow maybe this happens:

- ① long time operation device
- ② sensitive devices / sensitive CCS.

\Rightarrow When electrons sucked to gate not drain Then we have leakage Current

② \Rightarrow **mobility degradation**: decreasing t_{ox} & increasing Vertical E causing increasing V_{GS} when electrons be sucked to gate and go out oxide and slowing their velocity.

* Increasing V_{GS} increases Current saturation I_s

because of :

- ① Velocity saturation \Rightarrow lateral E
 - ② mobility degradation \Rightarrow vertical E
- reduce current in the device

Channel length modulation


Current does change with V_{DS}
but slightly (useless change)

1: Channel length modulation

$$\lambda = 0.09$$

$$I_d = \frac{\beta}{ds} \frac{(V_{GS} - V_t)^2}{2} (1 + \lambda V_{DS})$$


(Saturation Current)



\Rightarrow Short Channel by increasing
The Depletion region \Rightarrow increasing V_{GS}

body effect

\Rightarrow body effects on ① channel Through
the depletion region & affects
on ② V_t



1 \rightarrow increasing V_{BS} (V_{SB}) increases V_t

2 \rightarrow increasing V_D $\downarrow V_t \downarrow$

3 \rightarrow increasing $L \Rightarrow V_t \uparrow$

$\approx V_t$ $\approx L^{-1}$

$\approx V_t \approx L^{-1}$

$$\leftarrow L \rightarrow$$

Summary of Effects

Non-Ideal Effects

46

1. Shrinking Transistor
2. Velocity Saturation
3. mobility degradation
4. Channel Length modulation.
5. body effect
6. drain-induced barrier lowering
7. Short Channel effect.
8. Leakage Current
9. temperature
10. Depletion region
11. electrical field

body effect: increasing V_{SB} but $V_t \uparrow$ $V_L \downarrow$
 since $b \rightarrow$ Grounded
 increasing $V_S \Rightarrow$ need higher V_t
 more work to establish
 $V_t = f(\sqrt{V_{SB}})$ function
 channel increase Δ between S & b,

drain-induced barrier lowering:
 increasing $V_d \Rightarrow$ making creating channel easier

$$\therefore V_t \downarrow \quad V_d \uparrow \quad V_t \downarrow$$

$\leftarrow D$
 goes to S

short channel effect: \Rightarrow increasing Depletion region

$$L \uparrow \quad V_t \uparrow$$

increasing length of channel making creating it
 need higher V_t

electrons flow in L if I'd

$$L \quad \text{if } I \neq 0$$

* leakage Current : When transistor is OFF

* happens when transistor is in off-state
from S to D

* and This because of
3 reasons (sources) :

- ① SubThreshold current .
- ② leakage Gate .
- ③ Diffusion leakage .

(1) SubThreshold Current:

at $V_g = 0$ $V_s = 0$

because of the
activity of surrounded ccts.

activity of other circuits

and no actual activity in
this transistor




ON ~~is~~ OFF ~~is~~ ON
transistor ~~is~~ OFF ON ~~is~~

* SubThreshold conduction: $V_{gs} < V_t \Rightarrow$ off state

Current drops off exponentially.

GND \rightarrow ~~is~~ \rightarrow ~~is~~ \rightarrow ~~is~~

current is off. as, ~~is~~, ~~is~~ V_{gs} \rightarrow I \leftarrow
. leakage \rightarrow V_{gs} \rightarrow I



When channel is On

2. Gate leakage in N-state

Ideally $I_g = 0 \Rightarrow$ non ideal \Rightarrow slightly changing

but reducing thickness of oxide \Rightarrow reducing number of atomic layers

Electrons tunnel (goes through) or sucked

to the gate causing leakage current

\rightarrow leakage current $\propto V_{GS} + V_{DS}$

Gate
electrons

Vertical field

box

Leakage current


$\propto V_{GS}, V_{DS}$

$$V_{GS} = 2V, V_{DS} = 2V$$

3. Diffusion leakage: off-state

When Diode is Reverse-biased


$(P+n) \Rightarrow$ Diode in RB



\Rightarrow any Diode in reverse biased has a leakage current

Small Value

Temperature effects on Transistor



جیز کے لئے
Cooling Center
کارڈنالیا
اللیار
not to waste
Power & slow current

$$I_{DS} = \frac{M}{V_T}$$

Vertical electrical field attracts electrons
To open (Create) channel

⇒ modeling is needed to reduce The Complexity

Slide : 35, 36, 37, 38 read

mobility degradation: from vertical E

⇒ lateral ! accelerates The electrons : The more Voltage
The higher Current


→ faster electrons: more current

electrons faster Than holes

زیاد پیوسته شد که E خط لامپ
کل لامپ را درجه ای (critical) نمود

critical electrical field:

The value of E when if
E increases after it
The speed of electrons
will not increase



long channel better Than short Channel
Since we need more Current

Short saturates quickly

جيئي! ⇒ هي! Critical

أذا كان L كبيراً من الموجة

$$E = \frac{V}{L}$$

Current in saturation region it does has dependency on V_{ds} but its weak and is usually neglected

not entirely incl on V_{ds}

λ : channel length modulation

$$I_{ds} = \frac{\beta}{2} (V_{gs} - V_t)^2 (1 + 2\lambda V_{ds})$$

$$\lambda = 0.09$$

small

الصلة
المرجعية


Depletion Region: region between n & p $L = 2A$

Where there is no any carrier.

Width of DR \uparrow as Reverse bias \uparrow

Depletion region increases as V_d increases

$$L_{eff} = L - L_d$$



Threshold Effects

V_T

Non
ideal

[52]

V_T: The needed Voltage to be applied ON the gate to create a channel and allowing the Current to start from S to D

\Rightarrow ideal if V_T is constant

V_T has weak depends. on:

3 depends

Body Voltage
(Body effect)

If V_T depends on

Voltage between source & body

p-type. V_{SB}

If S not grounded

Then V_{SB} ≥ 0

but There is dependency

$$V_T = f(\sqrt{V_{SB}})$$

Nominal Threshold

$$\therefore V_{SB} = 0$$

Source: grounded

e.g.: increasing V_{SB} $0 \rightarrow 0.6$


V_T increasing by 0.04

Drain Voltage
D-I BL effect

OFF
Depletion
ON
channel length modulation
in saturation

Channel length
Short channel effect

Third effect



as length of channel becomes longer \Rightarrow V_T be larger

if long channel we need large


V_T to establish long channel with large number of electrons
need larger work \Leftrightarrow potential

second effect # Drain Voltage

effects of DIBL

V + by

2 modes
ways




In Cut-off mode

applying more voltage
on Drain Then more

Depletion Area
Id be larger
an Loff be smaller

⇒ Drain is moving
toward Source



D \Rightarrow If L_{off} is small ($L_{off} \ll L_D$)

Then $V_t \downarrow$ why?

The channel Creation will be
easier since L_{off} is smaller

$$V_{t_{\text{new}}} = V_{t_{\text{old}}} - n V_{ds}$$

factor

in saturation mode

Through channel length
modulation

⇒ I_{ds} increases slightly
in saturation with V_d increases

⇒ Depletion region
in long channel
is ignored because
because depletion region
is so small size compared
with long channel
it can be ignored

it has more
effects on short
channel

slide 43

١١

$$\text{no short} \quad \frac{13}{36 \rightarrow 40}$$

54

NO
No short

short &
+ V

NO
No short

Electron Current path

Conduction

Electron moves right

and rotates with AV

current

long time of rotation

long time

BCBEC's motion

No current

if longer period

because electron's motion

is so small it's current


will have current

if can be longer

it has more

note no effect

on current



long time of rotation

$$V_{AV} = N \cdot V_{AC}$$

Leakage Current

* type of current happens in off state


and its not desirable if happens

due to 3 effects causing it:

- ① Sub Threshold Current \rightarrow it's Thr Killer and its
 - ② Gate leakage : The main effect
 - ③ Diffusion leakage : because it will switch

→ Sources of leakage
Current

leakage $S \Rightarrow D$



Q2 \Rightarrow in SubThreshold: transistor : gate not
is partially turned ON exactly at 0 Volt

\Rightarrow Gates when channel is on high potential

between Gate & body.

electrons escape to Gas as they flow $S \Rightarrow D$

\Rightarrow Diffusion Junction: very slight ignored Created

Sub Threshold: ~~Killed~~ Killer and high

We reduce V_E to speed up transistor

Then $V_t \downarrow$ Subthreshold Current \uparrow

وَهُوَ مُحْدِثٌ أَيْ مُوْلَىٰ مُسَمِّهٗ كَوَاكِبٌ تَأْمِنُهُ

\Rightarrow SubT
current

SubThreshold conduction: less than V_t when channel is off

- transistors can be abruptly ON / OFF (Dimmer)
- Dominant source in contemporary transistors (Dimmer)

Gate leakage: \Rightarrow on: high potential between G & body

Tunneling through ultrathin gate dielectric
because t_{ox} is thin.

as t_{ox} is thin current will escape through
if t_{ox} is thinner \Rightarrow Gate leakage is larger
important $t_{ox} \approx 65\text{ nm}$

$$t_{ox} = 10.5 \text{ Å}$$

ignore
 $t_{ox} > 20\text{ Å}$

Junction leakage:


Reverse-biased PN junction diode Current

Junction leakage

$$A = 10^{-10}$$

\Rightarrow reverse-biased:

$$V_p \leq V_{n+}$$



Band-Band tunneling

or $S \rightarrow D$ Body

when junction

is reverse biased

Gate-induced drain leakage

When gate overlaps

The drain
 \Rightarrow because of high voltage over drain

\Rightarrow we never calculate it we only use

Subthreshold current & sometimes Gate leakage

Gate leakage: at 19 \AA tox

If $\text{tox} \downarrow \Rightarrow$ Gate leakage \uparrow
Current

because it will be easier to escape

$$\lambda = 10^{-10}$$


$$I_D = I_S (e^{\frac{V_D}{V_T}} - 1)$$

$$I_D = -I_S$$

I_S depends on doping level

* example: find W of transistor

channel length: $0.25 \mu\text{m}$
long channel



$$R_S = 20 \text{ k}\Omega$$

exam:

$$V_{DS} = -$$

$$V_{GS} = -$$

① Find I

② Find W given
area

$$K' = \beta' = \frac{W}{L} \beta'$$

pMos

$$\textcircled{1}: I_S = \frac{2.5 - 1.5}{20 \text{ k}\Omega} = \frac{1}{20 \times 10^3} = 50 \text{ mA}$$

$$\textcircled{2} \quad V_{DS} \quad V_{GS} - V_t \\ -1.5 \quad -1.5 - (-0.4)$$

$\therefore V_{DS} < V_{GS} - V_t \Rightarrow$ saturation

$$\therefore I = \frac{\beta'}{2} (V_{GS} - V_t)^2 = \frac{W}{L} \beta' \left(\frac{V_{GS} - V_t}{2} \right)^2$$

$$50 \text{ mA} = \frac{W}{2} \times 0.25 \mu\text{m} \times \frac{30 \text{ M}}{\text{V}^2} (-1.5 + 0.4)^2$$

$$N_d = 0$$

$$V_S = 1.5$$

$$V_{DS} = -1.5$$

$$V_{GS} = 0 - 1.5 = -1.5$$

$$V_{tP} = -V_{tN} = -0.4$$

$$\frac{30 \text{ M}}{\text{V}^2}$$

DC Characteristics

[59]


we ever assumed $V_S = 0$ (grounded)

nMOS

now what if $V_S > 0$ (or $V_D > 0$ in pMOS)

nMOS: will charge till $V_{DD} - V_{Tn}$ no higher

pMOS: no lower than V_{Tp}



n Mos

$$V_{GS} > V_T$$

$$V_{DD} - V_{out} > V_T$$


$$V_{out} < V_{DD} - V_T$$

$$V_{GS} > V_T$$

nMOS
① Charge until $V_{DD} - V_{out} > V_T$ (Bad)

in discharging

discharge until $V_{DD} > V_T$



$$V_{GS} > V_T$$

$$V_{DD} \rightarrow V_T$$

~~in charging:~~

$$\underline{V_{DD} - V_T} \leq V_{out} \Rightarrow V_{GS} \leq V_T \text{ لـ } \underline{V_{DD} - V_T}$$

charge to $V_{DD} - V_T$

discharge down to 0

good discharge

gate لا تتجزأ
gate ملحوظ

discharging

$$V_{GS} > V_T$$

$$V_{DD} - 0 > V_T$$

$$V_{DD} > V_T$$

$$V_{GS} \text{ always } = V_{DD}$$

bad charger

will not change
so it will discharge
all time

gate لا يغير زن
gate لا يغير

key لا يغير
key لا يغير

P Mos


① Charging

$$V_{GS} \leq V_T$$

$$-V_{DD} \leq V_{TP} \text{ always}$$

∴ good charger

charging till V_{DD}



② Discharging


$$V_{GS} < V_T$$

$$-V_{out} < -V_{TP}$$

$$V_{out} > -V_{TP}$$

Positive but very tiny


∴ bad discharger



V_{Th} : positive


V_{TP} : negative

$-V_{TP}$: positive value



charging


$$V_S = V_{DD} - V_{TH}$$



$$V_S = V_{DD1} - V_{TH} \dots$$


$$V_S = V_{DD4} - V_{TH}$$

لأنه ينبع من



⇒ discharging

$$V_S = |V_{TP}|$$



Charging

$$V_S = (V_{DD} - V_{TH}) - V_{TH}$$

$$V_S = V_{DD} - 2V_{TH}$$

\therefore pMos : good charger
Bad Dis charger

\therefore N Mos : Bad charger
good Dis charger

Inverter

Consists of 2 Transistors

P mos for charging and


n Mos for discharging

* When $V_{in} = V_{DD}$

The nMos is ON

Then it will discharge

$V_{out} = 0$ (GND)




* if $V_{in} = 0$ PMos ON

Charging until

$V_{out} = V_{DD}$

⇒ inverts the
Value of
V_{in}

What if if



if $V_{in} = V_{DD}$

charge until $V_{out} = V_{DD} - V_{thn}$

and when $V_{in} = 0$

discharge until $V_{out} = (-V_{tp})$

so its not good

⇒ both above cases depend on:

① Transistor size

② Current




We will start talking about inverters

63

Vin: changing \Rightarrow transient analysis

* operating points \Rightarrow regions

Cut off
linear
Saturation



\Rightarrow intersections: operating regions for the inverter


I_{max} in the middle

\Rightarrow Characteristics Curve

describes function
of device

Mont inverter plot

~~when~~



as we change V_{in} ~~change~~ \Rightarrow change region
change output

Characteristics Curve for Inverter is divided into 5 regions

① region A

$$V_{th} > V_{in} > 0$$

p Mos: on & linear
n Mos: off

$$V_{out} = V_{DD}$$

\Rightarrow Charging

pMos is linear:

$$V_{dS} = V_D - V_S$$

$$V_{dS} = V_D - V_S$$

$$= V_{out} - V_{DD} = 0$$

$$V_{GS} = V_g - V_S \quad | \text{ large negative}$$



(V_{tp}) negative



large negative + small positive



negative \Rightarrow linear



② region B

now nMOS will be on

$$\frac{V_{DD}}{2} > V_{in} > V_{tn}$$

nMOS \Rightarrow on

$$V_{dsn} \square V_{gsn} - V_{tn}$$

$$V_d - V_s \square V_g - V_s - V_{tn}$$

large \square smaller
Saturation

$$\frac{V_{out}}{V_{in}} > \frac{V_{DD}}{2}$$

$$\frac{V_{DD}}{2} > V_{dss} \square V_{gsP} - V_{tp}$$

PMos : on

$$V_{dss} \square V_{gsP} - V_{tp}$$

$$V_{ds} < \frac{1}{2} V_{DD}$$

linear

A $V_t > V_{in} > 0$

B $\frac{V_{DD}}{2} > V_{in} > V_{tn}$

C $V_{in} = \frac{V_{DD}}{2}$

D $V_{DD} + V_{tp} > V_{in} > \frac{V_{DD}}{2}$

E :

$$V_{in} > V_{DD} - |V_{tp}|$$

A: off(n) on linear (P)

$$V_{out} = V_{DD}$$

B: on linear (P) on saturation (n)

$$V_{out} > \frac{V_{DD}}{2}$$

C: on saturation n, P


$$V_{out} \text{ sharply } V_{out} = \frac{V_{DD}}{2}$$

D: (saturation P) (linear n)

$$V_{out} < \frac{V_{DD}}{2}$$

E: off P (on linear n)

$$V_{out} = 0$$



23 A : n off


E : P off $\frac{QAV}{S} < NIV$

C : high gain both

$$\text{Gain} = \frac{\Delta \text{output}}{\Delta \text{input}}$$

C : Saturation region when

Saturation




$$V_{in} = V_{out}$$

$$V_{in} = V_{out} = V_{inv}$$


at C region

⇒ changing characteristics come




balanced

$$\frac{B_P}{B_n} = 1$$



P is stronger
charging quickly
to V_{DD}

$$\frac{B_P}{B_n} > 1$$



n stronger

discharging
faster

$$\frac{B_P}{B_n} < 1$$

⇒ These cases shifting plot but
same shape

→ shifting to right

skewed gate

P Mos stronger & larger
ratio larger

$$\frac{QAV}{S} < NIV$$


$$\frac{QAV}{S} > NIV$$

$$(N \text{ small}) (Q \text{ not panted}) = 0$$

امانه
Noise Margin: \rightarrow امانه
margin \rightarrow دلکش

وہ noise کو کوئی نہیں کہا جائے

specially in GND



$$\text{noise margin} = V_{OH} - V_{IH} = NM_H \quad \begin{matrix} \text{Logic high} \\ \text{input} \end{matrix}$$

$$V_{OL} - V_{IL} = NM_L \quad \begin{matrix} \text{Logic low} \\ \text{input} \end{matrix}$$

example



If noise = 0.5 volt \Rightarrow take it as 0


1 is 1 volt
0 is 0 volt

$$NM_H = V_{OH} - V_{IH}$$


~~$$NM_L = V_{OL} - V_{IL}$$~~

$NM_L = \text{input low} - \text{output low}$

Transient Response: Delay



\Rightarrow how we are going to go from DC \rightarrow AC



t_r = rising time from 0.2 to 0.8 VDD] how to up in output curve
 t_f = falling time 0.8 to 0.2 VDD] time \rightarrow up L/S

average propagation delay = $\frac{t_{pdf} + t_{pdr}}{2}$

sharp L/S is \rightarrow L/S

\Rightarrow 2 types of delays

Delay Definitions

70

t_{pdF} Input $\frac{V_{DD}}{2} \rightarrow$ output $\frac{V_{DD}}{2}$ falling ~~time~~

t_{pdr} Input $\frac{V_{DD}}{2} \rightarrow$ Output $\frac{V_{DD}}{2}$ rising

\Rightarrow delay is due to N_{out}

falling t_{pdF}
rising t_{pdr}

Input → Output

initial
no
input


Simulated Inverter Delay

simulators
to fashion work

SPICE


estimate delay

$$\text{e.g. } V(t) = u(t-t_0) V_{DD}$$



$$t_{pdF} = RC$$

$$Q = C V$$



$$Q = C_0 V$$

$$I = C \frac{dV_{out}}{dt}$$

$$\frac{dV_{out}}{dt} = \frac{I}{C_{load} \rightarrow \text{constant}}$$

$I \rightarrow \text{function}$

off
linear
Saturation

\Rightarrow If transistor replaced by Resistor & capacitor
Its very good

$$t_{pd} = RC$$


* How ??

every transistor has $a_B = K$
 K is *The minimum size

$$\frac{W}{L} = \frac{4\lambda}{2\lambda} \quad \text{minimum}$$

$$\rightarrow I_G K \cdot \frac{W}{L} = K \cdot \frac{4\lambda}{2\lambda} \quad K: \text{any number above 1}$$

$$R_{eff} = \frac{R}{K}$$



$$C \uparrow \Rightarrow W \uparrow$$

$$W \uparrow \Rightarrow R \downarrow$$

$$L \uparrow \Rightarrow R \uparrow$$


L: always untouched

$$I \propto \frac{W}{L}$$

$$\begin{aligned} I &\propto \beta \\ I &\propto \frac{1}{R} \\ I &\propto \frac{1}{L} \end{aligned}$$

drain resistance $\propto \frac{W}{L}$ $\propto \frac{1}{K}$ $\propto \frac{1}{R}$


PMOS
C
 $2R$



$$C: w \text{ متر}$$

$$R: w \text{ متر}$$

$\propto W$



$$\text{why } 2R: \mu_p = \frac{\mu_n}{2}$$

$$C: \text{Capacitance of unit size } \frac{W}{L} \frac{q}{2A}$$

$$R: \text{Resistivity } \rho$$

$$C = 2FF / \mu_m$$

$$N = 0.6 \text{ Mm}^{-1} \text{FF/65 nm}$$

73

$$R = 10K\Omega$$

$$L = 0.6 \text{ m}$$

1.25K

$$L = 65 \text{ nm}$$


Transistor in RC: is just like switch

effective Resistance : ratio $V_{DS} \rightarrow I_{DS}$ Cross switch

fanout of 1-inverter


Y: out

assume only
one switch is on
other is off




مَنْ يَرِدْ

gate is
driven



all are parallel



$$d(\text{output}) = 6RC$$

$$\text{delay} = 6RC = R(6C)$$

$$R_{\text{eff}} = \underline{\underline{R}}$$

receive driv


\Rightarrow remove any device connected to V_{DD} or GND in both terminals

EX

74

Discharging

$$m_N \cdot 2.0 = m_P \cdot m_N / 7.98 = 5$$



$$m_N \cdot 2.0 = L$$

$$R = 10k\Omega$$




$$L = 8.3mH$$



$$I = 1.5mA$$

(3-Input Nand Gate)

P(w) n us

replace nMos & pMos with RC ccts





falling

R

z. shape

effective $R = R$

$$R_{\text{eff}} = \frac{R}{3} + \frac{R}{3} + \frac{R}{3}$$


rising

Elmore Delay

76


ON transistors look like resistors

pullup & pulldown like RC ladder




$$t_{\text{tot}} = RC_1 + C_2(R_1 + R_2) + C_3(R_1 + R_2 + R_3) + \dots$$

$$d = 1,$$



\Rightarrow what if driving m loads (parallel)




$$d = 3RC + 3C \times m$$

$$d = RC(3 + 3m)$$

Complementary CMOS

Inverter



Complementary

Complementary

Lecture 6

Combinational

n Mos : pull down

p Mos : pull up network

up: charging VDD

down: disch VSS

up down	off	on
off	Z	I
on	0	X

on: must be a path

between

VDD & VSS

through

transistor

body

diode

channel



substrate

drain

source

gate

body



Series \Rightarrow and
 Parallel \Rightarrow OR $\Rightarrow n\text{Mos}$


pMos (أيضاً) nMos (عندما يكون متصلاً بالطاقة)

\Rightarrow path to $V_{DD} \Rightarrow 1$
 $\therefore = V_{SS} \Rightarrow 0$

\Rightarrow whatever is series in nMos \Rightarrow its parallel in pMos

\Rightarrow pullup is complement of pulldown

\Rightarrow in CMos we cannot build OR or AND without inverter



EICoM
ELECTRICAL COMPUTER MECHATRONICS

		1	2
A	B	$\bar{A} \cdot B$	$\bar{A} + B$
0	0	0	1
0	1	1	0
1	0	1	0
1	1	0	0

1=Construction Nand gate

① if $a = 0$

$b = 0$

nMos \Rightarrow OFF

PMos \Rightarrow ON

\therefore output is VDD

$\therefore \bar{A} \cdot B = 1 \rightarrow$ charging

- ② if $a = 1$ nMos ON
 $b = 1$ PMos OFF $\Rightarrow \bar{A} \cdot B = 0$ path to VDD is blocked
 discharging
- ③ if $a = 0$ $b = 1 \Rightarrow$ connected to VDD \Rightarrow charging

2= Construction NOR Gate

① if $a = 0$

$b = 0$

nMos OFF

PMos ON

$F = 1$ VDD charging

② $a = 1$

$b = 1$


$F = 0$ VSS discharging

③ $a = 1$ PMos OFF

connected to VSS

Nand
 and \bar{A}, \bar{B} وتحتى


and a, b مىلىك nMos \Rightarrow OFF
 nMos \Rightarrow ON



79

$\bar{A} + B$ وتحتى

عاليه nMos
 عاليه = PMos




$F = 0$ discharging

80

→ expanding Nand Gate


adding other inputs C, D, E, ... to series nMOS
and C, D, E to Parallel pMOS



* Compound Gates

make sure OR = inversion of NOR
and = ' , =

e.g. ① $Y = (AB + CD)$



ادلة بعدها يرجى ترتيب ←
nMOS يلقي كل مدخل ←
pMOS يلقي كل مدخل ↗

OR = parallel
and = series

$$AB + CD = \overline{AB} \cdot \overline{CD}$$

$$= (\bar{A} + \bar{B}) \cdot (\bar{C} + \bar{D})$$

$$= \text{مثلاً، إذا}\quad \text{أربعة}\quad \text{أربعة}$$

= مثلاً، إذا $\overline{AB} \cdot \overline{CD}$ فيverter مدخلاته \overline{A} و \overline{B} و \overline{C} و \overline{D} فيverter مدخلاته A و B و C و D


inverter \rightarrow بعدها $\overline{AB} \cdot \overline{CD}$ the

inverter \rightarrow بعدها and si OR cup '31

نفي اسبر (يجب) $\overline{AB} \cdot \overline{CD}$

Q3AI 81

$$Q3AI \Rightarrow Y = [(A + B + C)D]^\downarrow \Rightarrow Q3AI$$



ابعد جلسه

$$F = (A + B + C)D$$

$$(A + B + C)D$$

$$\overline{(A + B + C)} + \overline{D}$$

$$\overline{A} \cdot \overline{B} \cdot \overline{C} + \overline{D}$$

Q3AI

OR 3 and Input

inverter = and

Strength of signal:

جذب الالكترونات

How its close to ideal Voltage Source

nMOS pass strong 0 → drains : best for pull-down
degraded or weak 1



pass Gates : as switches

pMOS pass strong 1 → charging

switch

degraded or weaker



$g_f = 0 \rightarrow$ on $V_{DD} \underset{\text{if input } 1}{=} \text{Strong}$

$g_f = 1 \rightarrow$ off $V_{SS} \text{ or degraded}$
if input } 0 }

→ pass transistors produce degraded outputs

but transmission gates pass 0 & 1 well


produce degraded values unlike transmission gates
produce well values

Transmission gates

no any degraded

82

pass S_1 1 is not good



$$\boxed{\text{pass transistor} = AS_1 + BS_2}$$

A $\rightarrow S$ is switched

A and B \ominus must be both on

its nor AND 100%


but almost is like and

\Rightarrow its a multiplexer

Charging $V_{DD} - V_T$

Only good in Muxes

How to build transmission gate from pass transistor



when $S=0$ $S' = 1$

\therefore nMOS & pMOS are on
in the same time but not
short circ ($V_{DD} \rightarrow GND$)

but here are on same time to make
 O increases to V_{DD} and V_{DD} decreases

$\downarrow V_{DD}$
 $\uparrow V_{SS}$
advantage


* transmission: pass
transistors in Muxes

* in pass transistors we only use nMOS but in
Transmission Gates we use pMOS & nMOS in Parallel

\Rightarrow nMOS Continue Charging to $V_{DD} - V_{Th}$ then
pMOS Continue to V_{DD}

pMOS discharge to $-V_{TP}$ then nMOS discharge to 0

both are well in $\rightarrow 0$ $\rightarrow 1$



$$F = S_1 \cdot A + S_2 \cdot B$$

with $\left[\begin{array}{l} \text{nMOS} \\ \text{pMOS} \end{array} \right] \left[\begin{array}{l} \text{input } US \\ \text{input } LS \end{array} \right]$

Tristates

Produce Z when not enabled

\bar{EN}	A	y
0	0	Z
0	1	Z
1	0	0
1	1	1

not
enabled

$$A \rightarrow \overline{D} - y = A \rightarrow \overline{D} - \overline{\overline{EN}} - y$$


$$A \rightarrow \overline{D} - y = A \rightarrow \overline{D} - \overline{\overline{EN}} - y$$

$$\neg EN = \overline{EN}$$

non-inverting

not connected to V_{DD} (pMOS) or V_{SS} (nMOS)

tristate inverter



restoring
if $EN = 0 \Rightarrow Y = Z$


$EN = 1 \Rightarrow$ inverter

Z - state
like
(floating)

non-inverting

$$A \rightarrow \overline{D} - y$$

A	y
0	0
1	1



Inverting

$$A \rightarrow \overline{D} - y$$


A	y
0	1
1	0

Tristate
3 terminals
3 nodes
 $\underline{4} \underline{3}$ transistors

88


transmission Ganes acts as tristate buffer

841




* restoring: ^{violate} terminable noise of = input in order to not

To pass & copy it to output



\Rightarrow but tristate inverter ~~is~~ is restorable output

Multiplexers





S	D_0	D_1	Y
0	0	X	0
0	1	X	1
1	X	0	0
1	X	1	1

Game-level Mux Design

$$Y = SD_1 + \overline{S}D_0$$

How many transistors ??

① using gates




$$(SD_1 + \overline{S}D_0) = (\overline{SD_1}) \overline{\vee} (\overline{SD_0})$$

NAND NOR


- restoring
 $\Rightarrow 12 T$
good but large
number of transistors

draw mux using gate —

مُعْلِّمٌ بِالْجَاهِلِيَّةِ



② using Pass Transistor





$\Rightarrow 2$ Transistors

problem in VDD & VSS
noise copied to Y

86


3. Transmission Gates $= \text{pass} + p\text{MOS} \times 2 = \frac{9+2}{4} = \frac{11}{4}$



$\Rightarrow 4$ transistors

Very good V_{DD}
but non-restoring

4. Using Tristate



Transistor


① pass ~~gates~~

1 input

1 transistor


non-restoring

② Transmission Gates


change to $V_{DD} - V_{th}$

2 transistors

1 inputs

charge to V_{DD} 1 input \rightarrow 2 transistor

for 2 inputs : 4 transistors


 \Rightarrow non restoring


③ Tri state

restoring

inverter

restoring

 $EN = 0$ $EN = \phi$ $y = z$ -state $y = \bar{A}$ $EN = 1$ $y = \bar{A}$ $EN = \bar{A}$ $y = A$ $EN = A$ $y = \bar{A}$ $EN = \bar{A}$ $y = A$ $EN = \bar{A}$ $y = \bar{A}$ $EN = A$ $y = A$ $EN = \bar{A}$ $y = \bar{A}$ $EN = A$ $y = \bar{A}$ $EN = \bar{A}$ $y = A$




①

Pass transistors

1 ~~transistor~~
for 1 input

0 → 1 strong 0


1 → 1 degraded 1



0 → 0 degraded 0
1 → 0 strong 1



② Transmission Gates:

- 1- nor produce any degraded value → acts as
- 2- ~~any~~ value is well strong tristate buffer
- 3- 2 transistors $\xrightarrow{\text{n MOS}}$ $\xrightarrow{\text{p MOS}}$ → non restoring



2 transistors per input

③ Tristate



4 transistors

$$Y = SD_1 + \overline{SD}_e$$

using ① ~~CMOS~~ transistors graphic

② pass transistors

③ logical Gate

④ tri state

⑤ transmission Gate



explanation 22/09

0 through

0 ← 0



1 prints

0 ← 1



Explain how to implement the given requirement Q

To also explain how to implement the output AND -1

with respect to the given requirement Q. Explain how to implement AND -1

with respect to the given requirement Q.

com n
2M 90

explanation 22/09



opposite : 0, 1 ← 10

opposite : 1, 0 ← 01



opposite : 0, b ← 0, d

opposite : 1, a ← 1, c






$$A = Y$$

85

$$Y = SD_1 + \bar{S}D_0$$

How many gates with simplification
without




$$\bar{A} + \bar{B} = \overline{A \cdot B}$$

$$Y = SD_1 + \bar{S}D_0$$

Q2

E3
85

① using Gates




$$SD_1 \Rightarrow$$


$$\overline{\bar{A} + \bar{B}} = \overline{A} \cdot \overline{B}$$

→ restoring

our many transistors




② using pass-gates $\Rightarrow 2$ transistors



$\rightarrow V_{DD} - V_t$
 $\rightarrow V_t \downarrow$


→ non restoring
only one type

③ using transmission gates.



very good
2 types of tran


④ using Tristate



10T → restoring
R →

E41

building 4:1 mux using 2:1 mux



S ₁	S ₀
0	0
0	1
1	0
1	1

Linear Delay model and Logical effort

Linear Delay model


logical effort method to make decisions

- delay
- Calculations
- alternatives
- symmetries

Independent Process : to have independent Design of technology

Delay has 2 Components

$$\therefore d = f + p$$



\Rightarrow effort delay has 2 Components $f = g \cdot h$


fanout $\leftarrow h = \text{electrical effort} = \frac{C_{out}}{C_{in}}$ \Rightarrow relative size of load

$g = \text{logical effort}$ \Rightarrow depends on nature of gate logical effort

Effort delay : external load

intrinsic : delay of \downarrow no load (unloaded body)

DC level \downarrow delay of gate when no load driven



$$d = f + p$$

$$f = g \cdot h$$


$$h = \frac{C_{out}}{C_{in}}$$

but nand $p = 2$

$$g = \frac{4}{3}$$

$$f = 3RC$$

$$d = \left(\frac{4}{3}\right)h + 2$$



$$d = p \mid_{h=0}$$

$P = \text{intersection when } h=c$

for inverter

$if \ h = 1$



Then $d = 2$

$$g = 1$$

$$\begin{array}{l} \text{if } P = 1 \\ h = 0 \end{array}$$

$$\therefore d = h + 1$$

gate ability to deliver Current


logical effort : ratio of input capacitance of gate to the input Capacitance of unit inverter

Unit inverter = NMOS size 1 & PMOS size 2

(2 inputs)

NAND

$$\uparrow \frac{w}{L} \Rightarrow R \downarrow$$




input = 4 capacitance per input

$$A = 4 C$$

$$g = \frac{4}{3}$$

more gate to define
same inverter work




$$C_{in} = 3$$

$g = 1$ for inverter

~~Cost = 3~~

1 input

③ NOR 2 inputs.



input = 5

$$g = \frac{5}{3}$$

more
work


R will

be 2

$w \approx r$

$\bar{w} R \approx$
 ≈ 100

Nand 3 inputs



3 inputs

$$\text{input} = 5$$

$$g = \frac{5}{3}$$

$$\left(\frac{n+2}{3} \right)$$


مخرج 3 inputs

Nand 31

NOR 31

NOR 3 inputs

$$\text{input} = 7$$




$$g = \frac{7}{3}$$

$$\left(\frac{2n+1}{3} \right)$$

Nand

Ring oscillator



$$\ast \text{Period} = 2 \cdot n \cdot d$$

n: number of inverters

d: delay of unit inverter

$$f = \frac{1}{T} \quad \text{frequency} = \frac{1}{\text{period}} = \frac{1}{2 \cdot n \cdot d}$$

901

Example 1:

$$g = 1$$

$$\text{assume } n = 31$$

$$h = 1$$

$$p = 1$$

$$d = 2$$

$$\begin{aligned} t_c &= 3 \text{ ps} : \text{delay of 1 inverter} \\ T &= \text{when } d = 2t_c = 4Nt_c \end{aligned}$$

$$\therefore f = \frac{1}{2 \cdot n \cdot d} \quad \text{but} \quad f_{osc} = \frac{1}{T} = \frac{1}{4Nt_c}$$

$$\therefore f_{osc} = \frac{1}{4 \times 31 \times 3 \times 10^{-12}} = 2.69 \text{ GHz}$$

Example 2

$$g = 1$$

$$h = 4$$

$$p = 1$$

$$d = 5$$

$$\begin{array}{l} \text{delay} \\ \text{of 1 inverter} \end{array}$$

$$\text{delay} = \frac{d}{n} \times t_c$$

(For 4 inverters)

Count of 4 inverters

$$d = g \cdot h + p = 1 \times 4 + 1$$

$$d = 5 \text{ inverter units}$$

$$\textcircled{1} \quad 65 \text{ nm process } t_c = 3 \text{ ps} \Rightarrow \text{delay} = 15 \text{ ps}$$

$$\textcircled{2} \quad 0.6 \mu\text{m process } t_c = 60 \text{ ps} \Rightarrow \text{delay} = 300 \text{ ps}$$

\therefore Delay calculations indep of process

أرجو مراجعة الـ delay

Process

if delay = 5 = 5 times delay of inverter

Logical Effort for multi-stage paths

h : electrical Effort = $\frac{C_{out}}{C_{in}}$ $\rightarrow \frac{6\mu F_s \cdot jT}{6\mu F_s \cdot jT}$

Path: g_1 -

gate connected
to another gate
and so on...

g : Logical effort = $\frac{C_{in} \text{ for } 1 \text{ input}}{\text{Capacitance for inverter}}$


g for inverter = $\frac{3}{3} = 1$ always

more than 1 stage
more than one
single gate

t' = delay of 1 inverter (unit is in time)

d = delay in t' inverter unit

\Rightarrow if we have multi stage path



3 stages

Total delay = $d_1 + d_2 + d_3$ entire D

G for whole path = $g_1 \cdot g_2 \cdot g_3 - \prod g_i$ G

H = $\frac{C_L}{C_{in}} = \frac{\text{exit load}}{\text{input load}}$ H

P = $P_1 + P_2 + P_3$ P

D = F + P

F = H . G . B

F = $(g_1 \cdot h_1)(g_2 h_2)(g_3 h_3)$ | F
B=1

B: number of Branches
for now assume B=1

\hat{f} = optimum stage effort

$$\hat{f} = \sqrt[N]{(F)} = (F)^{\frac{1}{N}} \Rightarrow \text{gates per stage}$$

$$F = H \cdot G \cdot B \quad f = g \cdot h$$

$$\downarrow \quad \downarrow \quad \downarrow$$

$$\frac{C_{out}}{C_{in}} \quad \prod g_i \quad 1$$


$$F = \prod \hat{f}_i = \prod g_i \cdot h_i$$

$$F_{\text{entire path}} = N^{\hat{f}}$$

N: number of stages

$$D = NF^{\frac{1}{N}} + P$$

$$= N\hat{f} + P$$



$$G = g_1 \cdot g_2 \cdot g_3 \cdot g_4 = 1 * \frac{5}{3} * \frac{4}{3} * 1 = \frac{20}{9}$$

$$H = \frac{C_{out}}{C_{in}} = \frac{20}{10} = 2$$

$$B = 1 \text{ (given or no any Branches)}$$

$$F = G \cdot H \cdot B = \frac{20}{9} \times 2 \times 1 = \frac{40}{9}$$

$$\therefore \hat{f} = \sqrt[4]{\frac{40}{9}} = 1.45 \quad , \quad P = P_1 + P_2 + P_3 + P_4 \\ = 6$$

$$D = N\hat{f} + P = (4 \times 1.45) + 6 = 11.8 \text{ inverter unit}$$


effort delay for each stage = \hat{f}
① Total effort delay = $\sum \hat{f} = N \hat{f}$

② intrinsic delay for each = P_i
Total = $\sum P_i = P$ (total intrinsic only)

③ Total Delay = Total effort + Total intrinsic = $n \hat{f}_i + P = D$

$\Rightarrow \hat{f}$ same for each gate \Rightarrow Smallest delay

Gate Sizes



\Rightarrow now how to find sizes of gates (سبعيني (رسانی))

① $10 \frac{T}{T}$ ② $X \frac{T}{T}$ ③ $\frac{T}{T_y}$ ④ $Z \frac{T}{T_z}$ 20

① for gate 1

$$\hat{f} = 1.45 \text{ (أو تم إيجاده بـ 1.45)}$$

$$h = \frac{C_{out}}{C_{in}}$$

$$\hat{f} = h \cdot g \Rightarrow h =$$

$$h = \frac{\hat{f}}{g} \Rightarrow \frac{C_{out}}{C_{in}} = \frac{\hat{f}}{g}$$

$$g = 1 \quad (\text{معروفة})$$

$$C_{out} = \frac{C_{in} \hat{f}}{g} = \frac{10 \times 1.45}{1} \\ x = 14.52$$

The ①
 $\frac{C_{out}}{C_{in}}$

* مثلاً: يجب تطبيق (الخطوات)
 ① كل من العين واللمس
 ② تذكر أن الصورة متحركة
 حتى لفحت المطر بالدوكان

For gate 2

$$g = \frac{5}{3}$$

$$C_{out} = \frac{14.5 \times 14.5}{\frac{5}{3}}$$

$$Y = 12.64$$

For gate 3

$$C_{out} = \frac{12.64 \times 14.5}{\frac{4}{3}}$$

$$Z = 13.75$$


For gate 4

$$C_{out} = 20 \quad ???$$

$$= \frac{(13.7)(1.45)}{1}$$

$$19.7 \times 20$$

حثبي اكل



2nd gate vs next

(in) (out) بارجاد المدخلات



$$\frac{C_{out}}{c_{in}} = \frac{f}{g}$$

$$g = \frac{4}{3}$$

$$c_{in} = \frac{c_{out} \cdot g}{f}$$

① inverter


$$Z = \frac{(20)(1)}{1.45}$$

$$Z = \underline{13.77} \quad \checkmark$$

Nand

$$y = \frac{(13.77)(\frac{4}{3})}{1.45}$$

$$Y = 12.6 \quad \checkmark$$



EICoM
ELECTRICAL COMPUTER MECHATRONICS

Branching Effort


$$B = \prod b_i$$

$$b = \frac{C_{on} + C_{off}}{C_{on}}$$

$$F = G \cdot B \cdot H$$

$$BH = \prod h_i$$

e.g.




3 stages

$$B = B_1 * B_2 * B_3 = 12$$

$$\text{* gates} = \sum B_i = 1 + 4 + 3 = 8$$

e.g.



Find effort delay

$$F = H \cdot B \cdot G$$

$$H = \frac{90}{5} = 18$$

$$G = 1$$

$$F = 36$$

$$F = \prod h_i g_i = H \cdot B \cdot G$$

$$HB = \prod h_i$$

$$h_1 = \frac{(15+15)}{5} = 6$$


$$h_2 = \frac{90}{15} = 6$$

$$\begin{aligned} \therefore F &= G \cdot HB \\ &= \prod g_i h_i \end{aligned}$$

$$HB = \prod B_i$$

$$F = (6 \times 0)(6 \times 1) = 36$$

$$\begin{aligned} F &= G \cdot HB = (1)(36) \cancel{(1)} \\ &\quad GH \end{aligned}$$



FO4

96

مقدمة
P = 26
inputs

$N = 3$

$$F = G + B = (6) \left(\frac{45}{8} \right) \left(\frac{100}{27} \right) \\ = 125$$

$N = 3$ stages

$$\boxed{P = 2 + 3 + 2 = 7}$$

$$\hat{f} = \sqrt[3]{125} = 5$$

\Rightarrow

$$B = \frac{5}{3} \frac{2y}{10}$$

$$\boxed{y = 15}$$

$$D = N \hat{f} + P \\ = 3 \times 5 + 7 = 15 + 7 = 22$$

$$g = \hat{f}, P \rightarrow : \underline{\underline{58}}$$

gate على كل stage

gates على كل stage

Branches بالكل

الخط

gate = stages

bit count


Path = 1 Branch

$$\textcircled{1} \quad 5 = \frac{5}{3} \frac{45}{y}$$

$$\textcircled{2} \quad 5 = \frac{5}{3} \frac{2y}{x}$$

$$\textcircled{3} \quad 5 = \frac{4}{3} \frac{3x}{8}$$

Sizing



$$C_{in} = 8$$

$$\text{Size} = 8$$



if inverter

$$\begin{aligned} -oG_2 &= 2R \\ -1G_1 &= R \Rightarrow \end{aligned}$$

$$1 : 2$$

$$n : p$$

~~cross tie~~




$$PMOS \Rightarrow \text{parallel} \quad \frac{2 \times 2}{2+2} = 1$$

nMOS \Rightarrow 2 معاویت دار
3W's vs 1W pMOS \Rightarrow 2:1


$$\begin{aligned} 2 * f &= 3 \\ 2 * 1.5 &= 3 \\ \therefore \underline{4 * 1.5} &= 6 \end{aligned}$$

$$\begin{aligned} 4 &\Rightarrow 6 \\ 2 &\Rightarrow 3 \end{aligned}$$




$$\text{size} = \underline{\underline{8}}$$

2 input NAND gate =




if 3 input NAND gate





$$\text{input} = \underline{\underline{5}}$$

$$\begin{aligned} 6W \times (\text{size}) &= 10 \\ \text{multiply 2} \end{aligned}$$



NOR

basic 2 input



$$\frac{5}{=} \text{ but } y = \frac{15}{=} (\text{ multiply } \frac{3}{=})$$

\Rightarrow Relationship between size is same

* Best number of stages

number of stages That path should use to be fastest and mini delay

$$\rightarrow D_o \rightarrow D_o \dots n \quad n \text{ is unknown}$$

$$\hat{f} = \sqrt[N]{F}$$

$$F = GBH$$

$$D = N \hat{f} + P$$

\hat{f} , F is known

$$H = \frac{64}{1} = 64$$

$$B = 1$$

$$G = 1$$

$$\hat{f} = \sqrt[N]{64} \quad \text{if } \frac{D_o}{T} \Rightarrow \hat{f} = \sqrt[1]{64} = 64$$

$$D = N \hat{f} + P \quad P=1 \text{ for inverter} \quad \therefore D = 65$$



First we must know F to know N & \hat{f}

Solve it using Try & error

$$\begin{array}{l} N=3 \\ \hat{f}=4 \end{array}$$

② Try if $N=2$


$$\hat{f} = \sqrt[2]{64} = 8$$

$$D = 2 \times 8 + 1 \times 2 = 18$$

$$\rightarrow D_o \rightarrow D_o \dots$$

$$N=2$$

$$P = P_1 + P_2$$



③ $N=3$

$$\hat{f} = \sqrt[3]{64} = 4$$

$$D = 3 \times 4 + 3 = 15$$

مقدار N و f يساوى 3
لذلك D يساوى 15


$$F = HBG \quad \text{6 lines}$$

④ $N=4$

$$\hat{f} = \sqrt[4]{64} = 2.83$$

$$D = 15.3$$

مقدار N و f يساوى 4
لذلك D يساوى 15.3



∴ best number for $N = 3$

in exam best values for $\hat{f} = \{3, 4, 5\}$

or start with 3 $\leftarrow \begin{matrix} 4 \\ \leftarrow \begin{matrix} 5 \\ \dots \end{matrix} \end{matrix} \rightarrow$
ادو بهایه

\hat{f} is around 4

الارتفاع لـ f يعطى \hat{f}
Not, Nand, NOP \rightarrow 4

H - P - G يختلف

$$\log \hat{f} = \frac{\log N}{\log F}$$

$\hat{f} \rightarrow N$ بين \hat{f} و F هو المميز

اذا \hat{f} كانت معروفة


$\log \hat{f}$ هي \hat{f} في N يعطى

ادو خطوة بالدقيق ان $\hat{f} = 4$ ①

$$3 = \hat{f}$$

$$5 = \hat{f}$$

2 Methods



try & error ②

Lecture 6 : Chapter 9


101

Combinational Circ Design


Design using

NAND, NOR, Not

Combinational Circ



$$\begin{aligned} & \text{NOT gate: } \overline{D} = \overline{D} \\ & \text{AND gate: } \overline{D} = \overline{A} \cdot \overline{B} \\ & \text{Final Output: } D = \overline{\overline{A} \cdot \overline{B}} = \overline{A + B} = \overline{D} \end{aligned}$$



$$N = 2 \text{ stages}$$

$$G = \frac{n+2}{3} = \frac{10}{3}$$

$$B = \frac{1}{64}$$

$$H = \frac{1}{64}$$


$$F = \frac{64G}{3}$$

$$I = \sqrt[2]{\frac{64G}{3}}$$

$$D = 2 \times I + 8 + 1$$

$$= \boxed{0}$$

2 inputs



$$D = \boxed{0}$$

minimum

Let's take input as $x = 2$
 I, F, N, G, H, B^{-1}
 D will be $\boxed{0}$

$$\begin{array}{ccc} \text{Diagram 1} & \equiv & \text{Diagram 2} \\ \text{Diagram 1} & \equiv & \text{Diagram 2} \end{array}$$

وتحفيز مكانته
Bubble !!

$$\begin{array}{ccc} \text{Diagram 1} & = & \text{Diagram 2} \\ \text{Diagram 1} & = & \text{Diagram 2} \end{array}$$

because we only
Deal with
inverting Gates

$$\text{① } \text{Diagram 1} \equiv \text{Diagram 2}$$

$$\text{② } \text{Diagram 1} = \text{Diagram 2}$$

or

$$\begin{array}{ccc} \text{Diagram 1} & \equiv & \text{Diagram 2} \\ \text{Diagram 1} & \Rightarrow & \text{Diagram 2} \end{array}$$

$$\text{③ } xy + zw$$

$$\begin{array}{ccc} x = D_1 & & \text{Diagram 1} \\ y = D_2 & = & \text{Diagram 2} \\ z = D_3 & & \\ w = D_4 & & \end{array}$$


4 inputs ① either
or ② $\begin{matrix} \nearrow z \\ \searrow z \end{matrix}$

مدى داخل
 $25 \rightarrow 27$

Input Order

103

NAND Gate



Suttle point : ~~if A is early~~

2 * if B is late

worst case

because when A is early and B is late

6C & 2C cannot be discharged without B because it's the path for ground so A (6C) is waiting for B Then 2C & 6C will be discharged as B is there (ON)

A need to wait B

6C is discharged to unknown value

1 * Faster to discharge output if

A : early

B : earled

discharge if A B ear

3 * if B is very early

The 2C will be discharged and 6C is waiting for late A to be discharged

\Rightarrow when A comes after B whole output will be discharged

\hookrightarrow better case than 2

because 6C is discharged

~~6C & 2C are discharged indep.~~

B not need to wait A

make Top latestr

Dif. capac in series and \neq

make bottom earlier



not worse case

each lower will eliminate diffusion Then

latestr one will discharge output


Then its discharged

∴ Input order: make The top latestr
and lower earlier



inner: Top
output $J1(Scjd)$

Best P/N Ratio



previously we dealt with $2:1$ P:N Ratio

but now we need to choose ratio for this inverter to get least average delay

$$\text{delay} = \frac{\text{fall} + \text{raise}}{2}$$

$$\text{fall : } t_{pdif} = p + 1$$


$$M = \frac{M_p}{M_n} = 2$$

$$\text{raise : } t_{pdfr} = \frac{(p+1)M}{P}$$

$$\text{delay} = \frac{(p+1)}{2} + \frac{(p+1)M}{P} \Rightarrow *$$

$$P = \sqrt{M} = \sqrt{2} \\ = 1.41$$

$$P = \sqrt{\frac{M_p}{M_n}}$$



$$\frac{M_p}{M_n} = \frac{P}{N} = 2$$

* - Pseudo-nMOS logic




* - Dynamic

* - pass Transistor Logic

pseudo-nMOS logic :-

Ratioed

Something like but not exact



nMOS stronger than pMOS 4 times

we need to make pMOS stronger but not than nMOS \Rightarrow to reduce delay

$$pMOS = \frac{1}{4} \text{ pull down strength}$$

problems :

- ① wasting power
it share CCL
- ② need correct Ratio
consuming high energy

Ratioed Logic : psudo : if the sizes not correct : it won't work "There is condition"

* normal CMOS : work at any size (non-Ratioed)
→ better

static power when $V=0$

$$P = V_{DD} I_{DD}$$

Ratio example

$$\text{ROM} = 32 \text{ word} \times 48 \text{ bit}$$

24 bit = high (48-24)

1 word = high(32-31)

$$I_{on-p} = 36 \text{ mA} \quad V_{DD} = 1 \text{ V}$$

$$P_{pull-up} = V_{DD} \cdot I_p = 36 \mu\text{W}$$

$$P_{static} = (P_{pull}) (31+24) = 2 \mu\text{W}$$


$$P_{static} = V_{DD} \cdot I_{pullup}$$

pseudo: static


Dynamic Logic

Gates uses ~~at~~ clocked pMOS pull up

2 Modes
 ↗ evaluate
 ↗ precharge



- Dynamic Cct: has 2 ~~extra~~ transistors




precharge: $CLK = 0$ $\xrightarrow{\text{PMOS ON VDD}}$

evaluate: $CLK \underline{\text{ON}} \rightarrow \text{Connected to GND}$


\Rightarrow when $CLK = 0$ off

precharge and output is high




Make sure we only evaluate the value of output only when CLK is On high.

108




when CLK is OFF

pMOS: ON → connected to VDD
nMOS: OFF and disconnected from Ground



NOR Gate



discharge output ic
 $A = 1 \text{ or } B = 1 \text{ or both}$

Then evaluate output

$$Y = 0$$

n + 2 gate $\rightarrow 1$ for precharge
 $\rightarrow 1$ for evaluation

instead of $2n$ transistors

$$2n + 1$$

∴ Dynamic NOR: Synchronized with CLK Signal

if $CLK = 1$ evaluate function

* Footed II case

during precharge when $Clk=0$


Y is connected to V_{DD}

Footed will cut path to ground to make

Sure That Y is high during $Clk=0$

because we don't need electrons to escape to ground

if $A=0$ & $B=0$ we don't need



\Rightarrow if $Clk=0$ The $A=0$ case
 $Y=1$

$\Rightarrow Clk=1$


if $A=1 \Rightarrow Y=0$ (Connected to ground)

$A=0 \Rightarrow Y=1$

\Rightarrow illegal: to change A value from 1 to 0
during evaluate $Clk=1$

because our put will discharge to undetermined
value

How to solve The illegal problem



- # output of first inverter $\oplus 1 \rightarrow 0$ Monotonicity
- # its illegal for X values
- # illegal for gate to drive another

Nand + inverter = and gate

Problems :

- ① need to add more transistors (price)
- ② ~~And, OR~~ nor universal Gates

most problems are when $CLK = 1$

Dual-Rail Domino

And, OR

111

→ how to Design non-inverting gates and, OR:

→ Dual-Rail is the solution for this
by producing complementary output

$$\overline{D} = \overline{D}_0 D_0$$


Function & its Complementary

$$\overline{D}_0 = \overline{D} \overline{D}_0$$

* Inverter: to prevent illegal transition

1 2 inputs A, B

and



series: Nand

inver $\overline{A} \overline{B} \neq 1$
 $A + B \text{ goes to } 1$

$$\begin{aligned} A &= 1 & \bar{A} &= 0 \\ B &= 1 & \bar{B} &= 0 \end{aligned}$$

$$AB = 1$$

$$\bar{AB} = 0$$

output or dynamic
ccr

now → high
0 → 1
↓
illegal


↑
0 → 1

inverter
Transfer illegal
Transition to
legal one
because

maybe it will
be input of
another gate

$$\begin{array}{l} A=0 \\ B=0 \\ AB=0 \\ \bar{AB}=1 \\ L \rightarrow H \end{array}$$

Nand




$$\bar{AB} = \bar{A} + \bar{B}$$

$\bar{A} + \bar{B}$ always
off: no
charge

04
05
3G


$$D_0 = \overline{\overline{D}} = \overline{D}$$

- Cannot discharge




if $A=0$ $\bar{A}=1$
 $B=0$ $\bar{B}=1$

متذكرة المخرج




NOR



and \bar{B}, \bar{A} illegal, because \neg
or \bar{A}, \bar{B} illegal

$A=0$ $\bar{A}=1$
 $B=0$ $\bar{B}=1$

Leakage



Compact & faster

→ because $n+2$ instead of $2n$

make sure that CLK: not logical operand

Function JV & $b \rightarrow 1$ is 8

Function above = \bar{a} inverter

C, R add: ≈ 4

* Less load = less RC = less C \Rightarrow faster

* Problem here is = Sensitivity

CLK \approx RC small

during evaluation: Supply of charges is P Mos

evaluate based on value of \underline{a} (input)

Suppose $a=0$ (\therefore Output still = VDD)

but CLK slow

\Rightarrow Supply of charges: PMos but if $clk=0$ PMos OFF


So it won't stay at VDD \Rightarrow it will start leaking through

n Mos.

but as leaking from nMos \Rightarrow also leaking via pMos

\Rightarrow electrons faster than holes

* during evaluation
 $clk = 1 \Rightarrow$ high



during evaluation $\text{Clk} = 1$

charges will escape and VDD get lower & lower

until the inverter is flipped then CCR float high

Problem

→ Sensitivity & leakage


when $\text{Clk} = 1$ & $a = 0$

= initial val

→ Problem :- sensitivity in the evaluation

↳ leaking during evaluation causes electrons to escape and VDD gets lower & lower

Solution for problem:



$\therefore I_{OFF} \neq 0$

good but still have problem :-

fighting evaluation it needs

To be weak

weak keeper :- to compensate any loss of electrons escaped by leaking via


Why weak not strong:
because not to fight evaluation

$$I = \frac{W}{L} \quad \text{to make it weakest} \quad L \text{ hor min}$$

$$I = \frac{W}{2L_{\min}} \quad \underline{\text{weaker}} \quad (2L)$$

↳ instead inverter circuit is

1. Compensate leakage, through nMOS
2. not fighting evaluation



$$Y = A \cdot B$$

in precharge $Y = V_{DD}$

but X nor precharged
when $CLK = 0$

Y stays in its initial state

$\therefore Q_X \text{ initial} = 0$ nMOS OFF

$Q_Y \text{ initial} = C_Y V_{DD}$

\Rightarrow Charge Sharing:

$$Q = C \cdot V$$

but $initial - final$

$$Q = C(V_f - V_i)$$

$$\therefore Q_{final} = (C_x + C_y) V_{final} \rightarrow \text{Gives error}$$

$$C_y V_{DD} = (C_x + C_y) V_{final}$$


$V_x = V_y$

$B=0$ nor discharged to Ground (discharged to N_{final})

$$\therefore N_{final} = \frac{C_y V_{DD}}{C_x + C_y} = V_x = V_y$$

if $C_x = C_y \Rightarrow V_{final} = \frac{V_{DD}}{2}$ its bad

So we have a problem in Charge Sharing! having $\frac{V_{DD}}{2}$
Solution: adding secondary precharge



number of transistors $\neq n + 2$

t_1 - increasing number of transistors for leakage
 t_2 - \leq \leq \leq \leq \leq precharge

Noise Sources

- 1- Capacitive Cross talk
- 2- Charge sharing
- 3- power supply noise
- 4- Feed Through noise


another problem : power hungry

$A = 1 \rightarrow f = \bar{a}$

Static inverter

up & down of nodes makes power hungry

if A doesn't change : output doesn't change



dynamic


charge f when $CLK = 0$
 The activity of dynamic is high
 if A doesn't change output changes depending on CLK
 \Rightarrow washing power

Leap cct

- lean integration with pass transistor


- pMos weak feedback to pull high
- Ratio constraint

"pass" Transistor Problem



2-to-1 MUX

"Leap"




$$F = A\bar{S} + B{S}$$

CPL

Complementary pass-transistor logic

- ① Dual-rail
- ② avoid FB



* to implement the function & its complement


No Ratio needed

Challenges

- ① noise
- ② charge sharing
- ③ leakage & sensitivity
- ④ monotonicty monotonicty Woes

→ illegal for dynamic gate to drive another
 $I \rightarrow 0$ output will be discharged
 to undetermined value during evaluation

- ⑤ hungry power



lecture: 7

Power

119.

$$\# \text{Total Power} = \text{Dynamic} + \text{Static}$$

↓ ↓

Switching Subth + gate leak + junc

Power & energy

Power: from source \rightarrow VDD


Dynamic
like: NOR
XOR
NAND

instantaneous power = $P(t) = I(t)V(t)$

when output
changes


$$\text{- energy} = E = \int_0^T P(t) dt$$

$$\text{- average power} = P_{avg} = \frac{E}{T} = \frac{1}{T} \int_0^T P(t) dt$$



Power: how much consuming energy in the time unit

$$P_{VDD}(t) = NDD \cdot I_{DD} \Rightarrow E = \frac{Q}{T} \cdot V$$



$$P_R = \frac{V^2 R}{R} = I^2 R$$

$$E = \int p(t) dt = \int I(t) V(t) dt =$$


$$\textcircled{1} \quad P = \frac{E}{T}$$

Power is Rate

$$\therefore E_{\text{total}} = P(t) \cdot \text{Time}$$

instantaneous power calculated using \int


$$\text{energy} = \text{Area} = \int$$



$$\textcircled{2} \quad P_{\text{Diss}} = I \cdot V_{DD}$$

power generated by power supply

$$\text{Energy} = \int_{t_1}^{t_2} p(t) dt$$



$$\therefore \text{avg power} = \frac{\text{Energy}}{T} = \frac{\int_{t_1}^{t_2} p(t) dt}{T} \rightarrow \text{area} \rightarrow \text{period}$$

$$\textcircled{3} \quad Q = C \cdot V$$


$$I = C \frac{dV(t)}{dt}$$

$$\therefore E = \int I \cdot V$$


$$= \int C V(t) \frac{dV}{dt} \cdot dt =$$

$$= \int C V(t) \frac{dV}{dt} = \frac{C V^2}{2}$$

$$= \frac{1}{2} C V_c^2$$



$$P_{\text{total}} = P_{\text{dynamic}} + P_{\text{static}}$$



250mA

Supply line power \downarrow
 $\hat{I} \cdot V_{DD}$ $\hat{I} \cdot V_{DD} = \hat{I}_{\text{c}}$
 next 8

Energy Dissipated from power supply to C

$$\text{energy} = \int I V(t) dt$$

$$I = C \frac{dV_{tC}}{dt} \quad V(t) = V_{DD} \text{ constant}$$

$$\therefore \text{energy} = \int_0^{V_{DD}} C \frac{dV}{dt} V_{DD} dt$$

$$\therefore E = C V_{DD} \int_0^{V_{DD}} dV$$

$$= C V_{DD}^2$$

not time-variant

\Rightarrow Why stored < diss p ??

\Rightarrow because half of power energy from power supply in PMos as heat & other half is stored.

If Vout falls:

1- Ec goes to GND half

2- Energy diss as heat in nMOS half

$$\therefore \text{Power stored} = \frac{1}{2} \text{ Power Supply}$$

energy stored in C

$$E = \int I V t dt$$

$$\& I = C \frac{dV}{dt}$$

$$\therefore E = \int_0^{V_C} C \frac{dV}{dt} V t dt$$

$$= C \int_0^{V_C} V t dv$$

$$= C \frac{V_C^2}{2}$$

Time-variant

Slide

??

Collision between atoms


example

122

$$V_{DD} = 1 \text{ volt}$$

$$C_L = 150 \text{ pF}$$

$$f = 1 \text{ GHz}$$



- ① ~~power~~ energy diss from power supply

$$E = C V_{DD}^2 = (1)^2 (150) = 150 \text{ fJ}$$


= AD &
in initial
power
energy?

- ② power stored in C

$$E = \frac{1}{2} C V_C^2 = \frac{1}{2} \text{ power supply} = \frac{1}{2} (150) = 75 \text{ fJ}$$

Switching Power

$$P_{\text{switching}} = \frac{1}{T} \int_0^T i_{DD} V_{DD} dt$$




$$= \frac{V_{DD}}{T} \int_0^T i_{DD} dr = \frac{V_{DD}}{T} [T f_{sw} C V_{DD}]$$

$$\therefore P_{\text{sw}} = C V_{DD}^2 f_{sw}$$

$$P = \frac{E}{T}$$

$$\text{Energy}_{\text{sw}} = C \cdot V_{DD}^2 \cdot f_{sw} \cdot T = C V_{DD}^2$$

⇒ but if clock is dynamic and The transitions not $\neq 1$



$$\therefore P_{\text{sw}} = \alpha C_L V_{DD}^2 f_{sw} \Rightarrow P_{\text{dynamic}}$$

= short time delay

Example slide 11

$$\text{1 billion} = 10^9$$

: $\rightarrow \text{slide 11}$

$V_{DD} = 1$	$f = 1 \text{ GHz}$	$\lambda = 25 \text{ nm}$
		$= 0.025 \mu\text{m}$

① 50M Logic

 $w = 12 \lambda$
 $\alpha = 0.1$

② 950M Memory

 $w = 4 \lambda$
 $\alpha = 0.02$

dynamic power

Total

$$C = 1 \text{ F}/\mu\text{m gate} + 0.8 \text{ FF ditz} = 1.8$$

① For Logic $\Rightarrow C_{\text{Logic}} = \text{number of chips} \times \text{width} \times C$

$$C_{\text{Logic}} = (50 \times 10^6) (12) (0.025 \mu\text{m}) (1.8) \frac{\text{FF}}{\mu\text{m}} =$$

$$= 27 \times 10^{-15} \times 10^6 \text{ F} = 27 \text{ nF}$$

② For memory $= (950 \times 10^6) (4) (0.025) (1.8) = 171 \text{ nF}$

$$\therefore P_{\text{dynamic}} = (\alpha C_{\text{Logic}} + \alpha C_{\text{Memory}}) [I^2 + 1]$$

Total

$$= [2.7 \text{ nF} + 3.42 \text{ nF}] \cdot 1 = 6.12 \text{ W}$$

Energy = $P \cdot \text{Time}$

$$P_{\text{dy}} = \alpha C V_{DD}^2 f$$

reduction by minimize

- ① activity factor α
- ② capacitance C
- ③ power supply V_{DD}
- ④ frequency f

↑ ↗ &
لـ الـ دـ
جـ لـ دـ
dynamic
static

⇒ how to estimate α activity factor

124

Probability of node = P_i

$$P_i = 1 - \bar{P}_i \Rightarrow \bar{P}_i = 1 - P_i$$

$$\therefore \alpha_i = P_i \cdot \bar{P}_i$$


$$\Rightarrow e.g. P_i = 0.5 \Rightarrow \bar{P}_i = 0.5 \therefore \alpha = c$$

Slide 14

مراجع
الكتب +
الذاتي

$$AND2 = P_y (\text{output}) = P_A P_B$$

Example :



① $P_A = 0.5$
 $P_B = 0.5$
 $N_{\text{and}} = 1 - \text{and}$
 $P_A P_B = 0.25$

$$\therefore N_{\text{and}} = 1 - 0.25 = \frac{3}{4}$$

$$P_1 = \frac{3}{4}$$

$$\alpha_1 = \left(\frac{3}{4}\right) \left(\frac{1}{4}\right) = \frac{3}{16}$$

② $P_C = 0.5$
 $P_D = 0.5$
Same


③ on y
 $P_1 = \frac{1}{4} = 0.25$
 $P_2 = \frac{1}{4} = 0.25$
 $P = \frac{1}{16}$
 $\alpha = \left(\frac{1}{16}\right) \left(\frac{15}{16}\right) = \frac{15}{256}$

الاستثناء لمتغير دار \Rightarrow

D قبل د

* Clock Gating : Killing clock

- best way to reduce activity of clock in unused blocks
- saves activity $\alpha = 1$
- first must determine if block must be used or not



If clock is killed \Rightarrow no change & no energy: cct is asleep

$$P_{SW} = \alpha C V_{DD}^2 f$$

gate

- Fewer stages
- small gate sizes
- smaller Design
- less Diffusion
- less capacitance

wire

long wires \rightarrow higher R
higher C

Smaller Design \rightarrow slower Design

* Voltage scaling: adjust V_{DD} and f according to workload

Scaling voltage: \downarrow voltage: \downarrow freq \rightarrow \downarrow speed

Workload: how many to suck energy from Power supp.

~~less~~ & smaller transistors: less power: faster

Scaling device: make it faster with less energy.

Smaller device: less $C \rightarrow$ fast \Rightarrow less power
less delay

* **static power**: Consuming & burning power whether
The chip is on or off

$$\begin{array}{l} \xrightarrow{\quad} \text{Subthreshold: Killer} \\ \xrightarrow{\quad} \text{Gate leakage} \\ \xrightarrow{\quad} \text{Junction leakage} \end{array} \Rightarrow \text{power} = V_{DD} \cdot I_{\text{Leakage}} \quad \text{Slowly!}$$

* Killer: leakage in smaller devices is higher ~~is~~
because t_{ox} is smaller and allow more electrons.

\Rightarrow Total static power = Total Leakage power

$$= \underbrace{\text{Subthreshold}}_{\text{gate: off}} + \underbrace{\text{Gate}}_{\text{when } G=\text{on}} + \underbrace{\text{Junction}}_{\text{ignored}}$$

V_t is ~~fast~~
Speed. \rightarrow ~~normal~~

high V_t : slow

Low V_t : fast, high leakage, ~~fast~~ \rightarrow ~~normal~~

V_t

Static power example

$f = 1 \text{ GHz}$

127

1 billion transistors

$$V_{DD} = 1$$

950 M \rightarrow logic


50 M \rightarrow memory

normal $100 \text{nA}/\mu\text{m}$

high $10 \text{nA}/\mu\text{m}$

② Gate $5 \text{nA}/\mu\text{m}$

③ Drain ignored



$$\text{Static power} = \text{Sub} + \text{Gate} = I \cdot V_{DD}$$

$$= (I_{\text{sub}} + I_{\text{gate}}) \cdot V_{DD}$$

$$I = * \times A \times V_t$$

① Subthreshold

$$W_{\text{memory}} = 950 \times 10^6 \times 4 \times 0.025 \times 10^{-6} = 95 \text{ m}$$

$$W_{\text{Logic high}} = 50 \times 10^6 \times 12 \times 0.025 \times 0.95 = 14.25 \text{ m}$$

$$W_{\text{Logic n}} = 50 \times 10^6 \times 12 \times 0.025 \times 0.05 \times 10^{-6} = 0.75 \text{ m}$$

$$W_{\text{high}} = 10 \text{ m}$$

$$\therefore I_{\text{sub}} = \left[\frac{10 \times 95 \times 10^6 \times 10 \text{nA}}{\mu\text{m}} + \frac{10 \times 14.25 \times 10^6 \times 10 \text{nA}}{\mu\text{m}} + \frac{10 \times 0.75 \times 10^6 \times 100 \text{nA}}{\mu\text{m}} \right]$$

$$= 950 \times 10^6 + 142.5 \times 10^6 + 75 \times 10^6 = 1167.5 \times 10^6 \text{ A}$$

$$= 1167.5 \text{ mA} * \frac{1}{2} = 584 \text{ mA}$$

$$\textcircled{2} \quad \text{Gate} \Rightarrow W_{\text{total}} = 95 + 14.25 + 0.75 = 110 \text{ m}$$

$$I_{\text{gate}} = \frac{110 \times 10^6 \times 10^{-6} \times 5 \text{nA} \times 0.5}{\mu\text{m}} = 275 \text{ mA}$$

$$P_{\text{static}} = I \cdot V_{DD} = (\text{gate+sub}) V_{DD} = 85.9 \text{ mW}$$

$$ON = \frac{1}{4}$$

$$\therefore OFF = \frac{3}{4}$$

$$\therefore \text{Subthreshold } I \propto \frac{3}{4}$$

$$\text{gate } I \propto \frac{1}{4}$$

$$P_{\text{static}} = \text{sub} + \text{gate} + \text{junc}$$

B low V_t only when need high speed high leakage

Speed : Low $V(t)$ \rightarrow Normal $V(t)$ \rightarrow High $V(t)$
Leakage

but $P_{\text{dynamic}} = \alpha C V_{DD}^2 f \Rightarrow$ for ~~stop~~ switching

decrease V_{DD} to $\frac{1}{2}$ but $P = (V_{DD})^2$
 \therefore power decreases to $\frac{1}{4}$

min I_{total} \Leftrightarrow ~~VS~~ \approx ~~Junc~~ \approx W_{total}

100	5
1000	\$0

Leakage Control

To reduce leakage: ① increase V_t

② increase $\underline{V_s}$ snapback effect

③ decrease V_B : body reverse body bias

$$V_t = f(V_{SB})$$

$$\underline{V_{SB}} \approx \text{const}$$

$$B \text{ threshold} \leq \underline{V_s}$$

If $V_s = 0 \Rightarrow$ make $i_L < 0$ such negative

$\therefore V_{SB} \downarrow \Rightarrow V_t \downarrow$ high leakage


$\uparrow V_{DD} \Rightarrow \uparrow$ leakage \Rightarrow make $V_{DD} \downarrow \Rightarrow$ slower

[Low V_{DD} & high $V_t \Rightarrow$ leakage is slow] slow

[high V_{DD} & low $V_t \Rightarrow$ fast ops high leakage]

\rightarrow trade off

$$\text{Total power} = \text{dynamic} + \text{static} \quad \text{II QP 1:1}$$



S connected to the drain of previous nMOS.

$\therefore V_s > 0 \Rightarrow V_{SB} \neq 0$

$\therefore V_t \downarrow$

leakage

$V_s = 0 \Rightarrow V_{SB} = 0$
Vt small

$$E = \frac{V_{GS}}{t_{OX}}$$

electrons escaped to gate

130

gate leakage $\Rightarrow S$
 $V \downarrow \Rightarrow E \downarrow$

max gate leakage when all the gates are ON

$$6.3 \text{ nA} \quad I_{GP20}$$

$$5.63 \text{ nA} \quad I_{OH} = 9.3$$

junction: between Diff & substrate or well

BTBT


G-IDL

gate-induced drain
leakage
overlaps


power Gating: Shutting / killing clock

Save power

Power Reduction



dynamic



Static

leakage in PMos < nMOS

* if $sleep=1 \Rightarrow off$: stop leakage to happen
 if $sleep=c \Rightarrow on/off$ burns power

Wires

Wires in Chips = Inter Connect

↳ important as transistors

→ speed
→ power
→ noise

Wires

→ linking transistors together

→ play major role in performance

if wires wide & thick \Rightarrow Low Resistance.


Wire Geometry

 s : spacing from neighbors h : between wire and conducting

Layer

 $\boxed{\text{pitch}} = \text{sum of } W + S$

$$\text{Aspect ratio} = \frac{t}{w} = AR$$

old processes \Rightarrow $AR \ll 1$ modern " \Rightarrow $AR \approx 2$ 

Example on wires : Intel metal stack

132

Intel 90nm process

6 metal layers

60nm

3 metal layers

Intel 45nm Process

8 metal layers

M1 = within Cell - Routing

M2 = Vertical Routing between Cells

M3 = horizontal Routing between Cells

first layer M1 = Thin, narrow, high density


Mid layers : Thicker & wider

Top layers : Thickest

→ CLK
→ VDD
→ GND

Π Model = Lumped element model

→ 3 segment Π model accurate 3% in simy



⇒ single segment for elmore is no needed
for excessive accuracy keeps on Π model


Wire Resistance

size \Rightarrow $t * w$

$$t * w = \text{area}$$

$$\rho = \text{Resistivity} = \Omega * m$$

$$R = \frac{\rho * L}{t * w}$$



$$R_{\square} = \rho L = \frac{\rho}{t}$$

(per unit length)

\Rightarrow wave of electrons in the wires

make $C \propto R$ in wire placed by piece

$$\therefore R = \frac{\rho * L}{\text{Area}}$$

$$R_{\square} = \frac{\rho}{E}$$

Sheer Resistance

$$\therefore R = R_{\square} \frac{L}{w}$$

$$R = \rho \frac{m}{m * w} \Rightarrow \rho = R * m$$

we need to decrease delay $\Rightarrow \therefore$ decrease R and C

\therefore we need low ρ

* Copper least Resistivity

* More length \Rightarrow more Resistance

* Copper must be surrounded by diffusion barrier
because Cu atoms diffuse into silicon and damage FETs


\rightarrow to reduce gross

septional

\rightarrow increasing R

w, i, L ~~decrease~~ increase G, t

net t



لأنه أول اتصال يذهب إلى

Metal 1


* **Contract** : metal touches silicon on the CMOS chip

many Contracts \Rightarrow lower R

drain touches another drain or source

\rightarrow why layers : to shrink area

Vig : points where 2 layers touching



barrier \rightarrow عازف -
 (الطبقة العازفة) \rightarrow عازف -
 R \rightarrow مقاومة -

$$R = \frac{\rho L}{E \cdot W}$$

$$R = \frac{\rho \cdot L}{(w - 2t_{\text{barrier}})(t - t_{\text{dish}} - t_{\text{barrier}})}$$

العرض \downarrow \downarrow \downarrow

* R for 1mm = 800 Ω

* C for 1mm = 0.2 pF

example 12

136

Sheer Resistance $R_{\square} = 0.22 \text{ N/mm}$

$t = 0.22 \text{ mm}$

$\sigma = 2.2 \times 10^8 \text{ N/mm}^2$

$$R_{\square} = \frac{\sigma}{E} L = \frac{2.2 \times 10^8 \times 10^2}{0.22 \times 10^6} = 0.1 \Omega / \square$$

$w = 0.125 \text{ mm}$

$L = 1 \text{ mm}$

$$R = R_{\square} * \frac{L}{w} = \frac{0.1 \times 1 \times 10^{-3}}{0.125 \times 10^{-6}} = 800 \Omega$$

Wire Capacitance

⇒ capacitance in wire include:

- Top
- bot
- adjacent

$$C = \frac{A \cdot \epsilon}{t}$$


~~W > t~~

~~Top layer~~

$$C = \frac{\epsilon_0 \cdot \epsilon_r \cdot A}{t}$$

$$W \gg t$$

S: between wire & its neighbor



⇒ increasing $w, t \Rightarrow$ increase C
 $\Rightarrow h, S \Rightarrow$ decrease C

$$C_{\text{total}} = C_{\text{Top}} + C_{\text{bot}} + 2C_{\text{adj}}$$


$$\therefore C = \epsilon_0 \times L \left[\frac{w}{h} + 0.77 + 1.06 \left(\frac{w}{h} \right)^{0.25} + 1.06 \left(\frac{t}{h} \right)^{0.5} \right]$$

$$C \text{ for } 1 \mu\text{m} = 0.2 \text{ F/F}$$

$$1 \mu\text{m} = 0.001 \text{ mm}$$

$$\text{for } 1 \text{ mm} = \frac{0.2}{0.001} = 0.2 \text{ pF}$$

$$L = 800$$



Branches to another wire

How to find $R_i, C_i, R_{ext}, C_{ext}$

slide 20 From $S \rightarrow i$

Π model




First : define the main path from point $s \rightarrow i$

Second: go and analysis The path segment by segment by Π model

Segment: C on Branch

$$\underline{R_1 (C_1 + C_2) + (R_1 + R_3) (C_3 + C_4)} \\ + (R_1 + R_3 + R_i) (C_i)}$$

example 21

نسبة المتر: $\frac{R}{L}$
 $\frac{C}{L}$


From 1 $\rightarrow 3$

$$\text{delay}_3 = R_1 C_1 + (R_1 + R_2) C_2 + (R_1 + R_2 + R_3) C_3$$

$$\text{delay} + R_1 C_4$$

from 1 $\rightarrow 4$

$$\text{delay}_4 = R_1 C_1 + R_1 (C_2 + C_3) + (R_1 + R_2) C_4$$




slide 18

$$R = 800 \Omega$$

$$C = 0.2 \mu F$$

$$R_1 = 10K$$

$$R_L = \frac{10}{10} = 1K$$



$$\text{Delay} = RC = R_1 (C_1) + (R_1 + R_2)(C_2 + C_3)$$

حيث $C = \frac{1}{2} \mu F$

لعمد (يعني خط

WiRe with the π model نحو

Driver $\xrightarrow{\text{لديه}} \text{Resistance} /$

Load $\xrightarrow{\text{لديه}} \text{Capacitance} *$

we find Intrinsic delay

driver $\Leftarrow R$

Receiving, load $\Leftarrow C$

Capacitance = $3C$ (2 for pMOS & 1C for nMOS)

E. WiRe energy: \approx energy to charge

$$E = E_{\text{rising}} + E_{\text{falling}} = \frac{1}{2} CV^2 + \frac{1}{2} CV^2$$

$$= CV^2 = (0.2)(1V)^2 \\ = 0.2 \text{ mW}$$

$$= 0.2 \text{ mW/Gbps/mm}$$

$$= 0.2 \text{ pJ/bit/mm}$$

ابد 1 bit \approx تعاون 24

multiply $E_{\text{total}} \times 32$


نحو 150 pJ

$$\frac{\text{mW}}{G} \cdot S = \text{mJ}$$

$$\frac{1}{G} \cdot \text{mJ} = n \times \text{mJ} = \text{PD}$$

Cross talk delay

141



Victim Wire : A

ΔV_{agg} : How far it moves $C \rightarrow V_{DD}$

$$\hookrightarrow = V_{DD} - C = V_{DI}$$

$$\Delta V_{\text{victim}} = \frac{C_{adj}}{C_{gnd} + C_{adj}} \cdot \Delta V_{\text{agg}}$$

\Rightarrow larger C_{adj} = larger ΔV_{victim}

\Rightarrow stronger agg. = less R : more adj

\Rightarrow smaller C_{adj} = smaller ΔV_{victim}

\Rightarrow smaller / weaker aggresser = larger R ~~less~~ ΔV_{victim} larger

Noise Implications

142

→ Noise margin:

\Rightarrow Result will

↳ less than it: nothing happens \Rightarrow circuit will


* Static CMOS: Correct output if large noise

↳ extra delay
extra power

* Dynamic: never recover from glitches


* Sensitive CCs such memories: produce wrong answer

Repeater



Solution: break wire into small segments and each previous segment work as Repeater for the next segment

* Repeater: Repeats The Same Signal N Segments



but still There is problem

Driver

Repeater

Receiver

has a delay

with large energy

large C for gate to diff

Then each segment length = $\frac{L}{N}$

$$\therefore R_s = \frac{R}{N}$$

width $\rightarrow n\text{Mos} = w$
 $\rightarrow p\text{Mos} = 2w$

gate capacitance = $C_w \cdot w$

$$\# \text{Resistance} = \frac{R}{w}$$

R_w } per unit length
 C_w

multiply by \underline{L} \Rightarrow for whole wire

$C_w \cdot L$ \Rightarrow Total Capacitance

delay $RC =$ delay for 1 segment * N

Driver : Resistance

$$R = \frac{R}{w}$$

Receiver = $C = C_w \cdot w$
 $\therefore \underline{w} \rightarrow$

Segment \rightarrow \underline{w}

$$R_w = \frac{R_w}{n} \cdot L \quad \underline{\underline{N}} \rightarrow$$

$$\underline{\underline{C_w}} = \frac{C_w}{2} \cdot \underline{\underline{N}} \cdot L \quad \downarrow$$

for whole
wire

$$\frac{t_{pd}}{L} = 1.67 \sqrt{\frac{F_04}{R_w C_w}}$$

$R_w C_w$
per unit length

optimum delay of wire derived by length

$$\frac{s}{m} = \sqrt{(S) \left(\frac{Z}{m}\right) \left(\frac{f}{m}\right)}$$


but $RC = s$

$$\frac{s}{m} = \sqrt{\frac{(S)(s)}{m^2}}$$

↳ energy f length = $\frac{1.87}{\text{repears}} C_w V_{DD}^2$

example #33

width = $2X$
 $\therefore R = \frac{R}{2}$



1 mm = 800Ω
 0.2 pF

$F_04 = 15 \text{ ps}$

$R_w = 200 \Omega/\text{mm}$
 $C_w = 0.2 \text{ pF/mm}$

$\frac{ps}{mm} \leftarrow \frac{t_{pd}}{L} = 1.67 \sqrt{F_04 R_w C_w} = 1.67 \sqrt{15 \times 0.2 \times 200}$
 $= 41 \text{ ps/mm}$



$\frac{\text{energy}}{\text{Length}} = 1.87 C_w V_{DD}^2$
 assume $V_{DD}^2 = 1$

$\frac{\text{energy}}{\text{Length}} = (1.87)(0.2)(1)^2$

Skin effect :-

at high frequency electrons in wire will be on the surface of conductor

Then very high freq ... electrons are next to surface



density of electrons will be higher at surface

Electrons crowded on surface as well as area of cross-section is ~~smaller~~

\rightarrow resistance $R = \rho \frac{L}{A}$ \rightarrow R increases \rightarrow rising resistance


\rightarrow rising Resistance

\rightarrow reducing cross-section Area

Skin Depth :

at what point density of electrons = $\bar{\epsilon}^1 = 0.37$

most of electrons will flow in this Area




skin depth $\propto \delta$

$$\delta = \sqrt{\frac{2\rho}{\omega M}} \rightarrow \begin{array}{l} \text{Resistivity} \\ \text{permittivity} \end{array}$$

$M:$ $\omega L = 4\pi \times 10^7 \text{ H/m}$

$\omega:$ angular velocity


$$\omega = \frac{2\pi}{T_{rf}}$$



$$\text{freq } (\omega) \propto 1 \Rightarrow$$

$$\text{freq} = \frac{1}{T_{rf}}$$

2 \Rightarrow



long rising Time
 \therefore longer period
 \therefore freq is slower

$$f = \frac{1}{T_{rf}} = \frac{1}{\text{period}}$$

$$\therefore \boxed{\omega = \frac{2\pi f}{8.65}}$$

Example 35

Sequential CCR Design

Latches.

Flip Flops

2 techniques types:

Static

dynamic

* memory element can be used for 2 functions:

- 1 - Store part
- 2 - Read / write part

① Latches:

CKT's Tech type


Static

Feed back


dynamic

- back to back inverters
- saves data in static
- no lossing data as long as the power is on

- data saved on capacitor
- need to be refreshed each time (rewrite)



Storing part \rightarrow Storing



Storing part

- will loss its value after some time because of leakage

We can use Mux


\Rightarrow Fundamental job: store the data
storing independent of QK value

using Mux in D latch

How to write a new value (write part)

we use decoder in static and transmission gate in dynamic

Static



decoder


MUX: keep saving the old data or allow new data to be written on the storage element depending on value of CLK which determine selection of MUX

If $\underline{\text{CLK}} = 0$: Storing part

$D = 1$ if we select 0

when $\underline{\text{CLK}} = 1$
it will allow new data to be written.

dynamic





Transmission Gates:

allow new data to get in capacitor

* if its on: write

OFF: Keep saving data
↳ Storing part




Static latch

The multiplexer can be achieved by using pass Transistor or transmission Gate for better results

~~→~~ can be achieved using tristate

→ better than dynamic latch and essential

because ~~is~~ or ~~leakage~~ leakage in dynamic which causes loss of data




⇒ Static using transmission Gates or Tristate as multiplexer

→ static because

Transmission + Inverter = tristate

Dynamic latch

- Store data on some kind of ~~gate~~ or diffusion
- Using pass Transistor



If $Clk = 0$ saves old value/OFF
If $Clk = 1$ its on and accept new data

→ Clk is using to store data on Capacitor

- ① using pass Transistor:

good because - Tiny

- low clock load (one transistor)

⇒ Clk is using to store data on Capacitor

* ----- *

⇒ Clk is using to store data on Capacitor : - ① max = $V_{DD} - V_t$

② non Restoring (The noise is Copied)

③ back driving: if no well design
The cap will be driven to other way

if tips just do with ~~D~~ $\rightarrow \bar{D}$

④ output noise sensitive

⑤ diffusion input :

because D can be dropped at V_{DD} or V_{SS}

⑥ Leakage : The data will be lost



(= 0) after some time

because of leakage Current

⑦ need periodically refreshing \Rightarrow need power

Dynamic using Transmission

- max V_{PD}
- requires inverted clock
- leakage : lose value after some time




- Restoring \Rightarrow inverter will kill the noise
- no Back driving
- Fix output noise sensitivity
- Fix diffusion input
- output is inverted

No feedback

static \rightarrow D_y initially : $T \rightarrow \infty$

non inverting static latch = latch + inverter on input



→ non inverting

→ Fixes diff input

الجاي بـ


⇒ best no leakage

no drive problem

no inverted output


input is buffered

-: inverting الجاي بـ



Smaller
faster
no buffered input
→ diffusion input



#noninverting and buffered output




- output is buffered
- no back driving
- robust
- slow
- high CLK load
- large
-

F.F : update The value only at Rising edge

154




if $CLK = 1$



dynamic latch: $D \rightarrow D \rightarrow \bar{Q} \rightarrow \bar{Q}$

Flip Flops


Dynamic:



* الانتباه لـ
طلب باربع

الابد عصا
 $clk = 0$
 clk
 Q

Static:



If any master or slave is storing
The other is writing

الآلة تكتب
غير ملئ

If $clk = 0$

master: getting new data

slave: Storing

* When clk goes $0 \rightarrow 1$

156






- writing from ends \$ in master and starts in slave
- at Rise edge of clk
- before Rising: writing on master
- after : \Leftarrow slave

Enable and Reset Signal

فی اینجا باید یک دستور
برای رفع ایجاد شده
باشد


if enable = 0 \rightarrow ignore clk

\hookrightarrow don't accept new data



en = 0 storing
en = 1 accept new
 data from D

(and)



\Rightarrow Kill The
clk

If en=0 (store)
don't see clk

If en=1
look to clk value
 \hookrightarrow take new data

Reset : enable ~~is also~~

→ fundamental signal and more important than EN

- ↳ synchronous
- ↳ asynchronous

⇒ Sets output of FF to Zero

① Synchronous: output changed based on value of CLK

even number of inversions must be between D & Q

$$D \rightarrow D' \rightarrow \underline{D}$$


like enable: Kill data

② Asy : ~~reset~~ assert reset: change


Q immediately independently of CLK
in feedback.

don't wait for CLK





⇒ using static Design



① Synchronous :




② a synchronous



Reset : If logic = 1 (nor activated) : normal operation


In Designing Reset (FF)



$$D = \textcircled{Q}$$

Set

a Synchronous FF



If reset [activated]

reset اولويه

Tri-state ^{inverter}




$$A \xrightarrow{\text{Tri-state}} F$$

Tri. Nand

$$\begin{matrix} A \\ B \end{matrix} \xrightarrow{\text{Tri. Nand}} F$$

NOR


$$\begin{matrix} A \\ B \end{matrix} \xrightarrow{\text{NOR}} F$$



Timing

$$\text{Freq} = \frac{1}{T} \rightarrow \text{period (clk)}$$

How to know if cct works
on This freq




$$t_{pcq} = t_{cc} + t_{cd} \geq t_{hold}$$

clk output
of clk

max delay $T_c \geq t_{pcq} + t_{pd} + t_{setup}$

min delay $t_{cd} \geq t_{hold} - t_{cq}$




$t_{hold} \leq t_{cd} + t_{cc}$

not completely started
holding data nor changed detector must
be stable

clk skew: $\text{clock} \rightarrow \text{cycle} \rightarrow \text{clock} \Rightarrow$

no skew if $\text{clock} \rightarrow \text{cycle} \rightarrow \text{clock}$

Scaling

 \Rightarrow number of transistors is exponential with Time

Moore's law: number of transistors doubles every 18 months and scaling ~~is~~ transistors is the enabler for Moore's law

* Scaling: making transistors smaller (shrinking)

- ∴ faster
- ∴ effect on Gate capacitance less.
- ∴ $R \downarrow$
- ∴ $RC \downarrow$
- ∴ more transistors per IC
- ∴ large dic

\Rightarrow Computer is faster:

- ① Smaller & faster transistors
- ② fewer gate delay per cycle
- ③ better micro architecture.
- ④ more transistors per IC
- ⑤ lower power


shrink by 30% (2 → 3 years)

162

- smaller then faster
- cheaper
- lower power
- wines not improved

shrinking (scaling) by factor \leq

$$S = \sqrt{2} = 1.41 \quad (\text{when move from tech to another})$$



⇒ if moving to another tech use $\sqrt{2}$ (decrease)




~~تقى الالبيات (من العبريات)~~
تقى الالبيات (من العبريات)
~~وور دلار (البيات (من العبريات)~~
وور دلار (البيات (من العبريات)
دلتير

$$L = \left[\begin{array}{c} 130 \text{ nm} \\ \downarrow \\ 65 \text{ nm} \end{array} \right] \xrightarrow{\frac{130}{\sqrt{2}} = 65}$$

$$\begin{aligned} L &= 130 \longrightarrow \frac{130}{\sqrt{2}} \approx 90 \\ &\downarrow \\ &90 \longrightarrow \frac{90}{\sqrt{2}} = 65 \quad \left. \begin{array}{l} \text{going to the} \\ \text{half } (130 \rightarrow 65) \\ \text{by 2 steps.} \\ \text{it's easier since} \\ \text{The Configuration Steps} \\ \text{are good to new tech} \end{array} \right\} \\ &\downarrow \\ &65 \longrightarrow \frac{65}{\sqrt{2}} = 45 \\ &\downarrow \\ &45 \end{aligned}$$

⋮

Technology scaling Methods



* but it's difficult to scale Voltage

→ scaling physical Features without scaling voltage. This will cause very high electrical field

$$E = \frac{V}{\text{distance}} \rightarrow E_{\text{زوج}}$$

which will impact operations of device due to

- velocity saturation ↑ (lateral E)
- Leakage ↑ (vertical E)

(Donnard)

124

1 Full Scaling: physical + voltage

$$E: \text{constant } \left(\frac{V_{DD}}{L} \right)$$

delay: decrease

power, Area: decrease

But make sure not desirable to change voltages

Example

$$L_1 = 90 \text{ nm}$$

$$L_2 = 65$$

$$V_{DD_1} = 1.4$$

$\therefore V_{DD_2}$ must be 1.0
in order to keep $\frac{V_{DD}}{L}$ constant for E
 $E: \text{constant}$

Constant voltage

2 Constant: change physical features only

dimensions ↓

voltages —

$$E: \uparrow$$

$$\text{power: } \uparrow$$

suffers from power issues

leakage problem & velocity saturation

3 Lateral: Gate Shrink

only shrink L

$$E: \uparrow$$

Area: same

Device scaling :

اجباري

165

$N:$ تكبير

$$\Rightarrow S = \sqrt{2}$$

$$S > 1$$

$$\frac{1}{S} =$$

$$\frac{1}{S^2} < 1$$

$$\frac{1}{S^2} =$$

tech يهدى المعايير
يعد نوع ار

$$S^2 =$$

ـ مطلب ماذا يهدى المعايير
ـ وما فحصها (جبريل)

$$S^3 =$$

Example Slide 8 :

$$L = 65 \text{ nm} \downarrow \quad f = 1 \text{ GHz} \uparrow \\ V_{PD} = 1.25 \quad \Rightarrow P = 1 \text{ W} \uparrow$$

- تقليل الأبعاد

- وترداد الطاقة بالمعنى
freq ١، ٢، ٣

new $L = 45 \text{ nm}$ using Constant voltage
ـ متطلبات العزم المغزليّة بذات المقدار

$$S = \frac{\text{old}}{\text{new}} = \frac{65 \text{ nm}}{45 \text{ nm}} = 1.41 = \sqrt{2}$$

$$f = \frac{1}{t}, t = RC$$

$$C = \frac{W \cdot L}{t_{ox}}, C_{\text{new}} = \frac{1}{S}$$

$$R = \frac{V_{\text{constant}}}{I} = R_{\text{new}} - \frac{1}{S}$$

$$f = f, S^2 = 1 \times 2 = 2 \text{ GHz}$$

$$\therefore RC_{\text{new}} = \frac{1}{S^2}$$


$$S = \sqrt{2}$$

$$S^2 = 2$$

$$P = \frac{E}{T} = C V_{DP}^2 = IV \\ \underline{\underline{B}} = \underline{\underline{S}} \quad \text{constant}$$

$$P = 1 \times \sqrt{2} = 1.41 \text{ W}$$

Voltage : Constant



Global wire

length increased because the increasing of RC (delay)
 $\Leftrightarrow \Leftarrow$ by D_c

Delay of
 delay for whole wire ~~itself~~ = not change
 only delay per unit length changed

\Rightarrow shrinking wires: making them closer to each other

- \therefore increase $C \uparrow$
- $\therefore RC \uparrow$
- \therefore delay \uparrow

