



تقدم لجنة EiCoM الاكاديمية

دفتر لمادة:

# الالكترونيات (1)

من شرح:

د. رلى طوالبة


جزيل الشكر للطالب:

باسل البلوي




Energy Levels cont.:  $2n^2$


Conductor      semi



behind a broken bond and creating a hole that has a positive charge



Lattice structure (Crystal structure)



\* An early electron might have enough energy to break free from its atom, so that it can replace the electron mentioned in previous step. This electron will ~~leave~~ leave behind another hole and so on.

\* Atoms are arranged in an orderly pattern.

\* at 0K temperature there are no free electrons.

\* If enough energy is applied to the semiconductor electrons are able to break free, and move to conduction band and a current.

In intrinsic semiconductors, the number of electrons = the number of holes

\* electrons and holes have the same properties, but have opposite charges and move in opposite directions

\* if an electron is ~~recaptured~~ <sup>recaptured</sup> then an electron-hole pair will ~~dissappear~~ disappear.

conduction in semiconductor materials:

\* no energy applied  $\Rightarrow$  no free electrons. If energy is applied electrons will break free, leaving



Si : (silicon)  $sp^3 \rightarrow e$   
+14,  $\uparrow$

at  $0^\circ K$ , no free electrons

at room temperature  $\approx 300K$

there are a few free electrons

~~Energy~~ Energy required for electrons to break free and create ~~acurrent~~ ~~acurrent~~ is

$$E_g = 1.12 eV$$

Example: for a "Si" the number of broken bonds is  $10^{14}/cm^3$  for  $10^{23}/cm^3$  atoms

$$\frac{10^{14}}{10^{23}} = 10^{-9}$$

$\Rightarrow$  1 electron free for  $10^9$  atoms

Intrinsic semiconductors  
(ni)

~~electron~~ ~~and~~

$\Rightarrow$  electron concentration:  $n$

hole concentration:  $p$

$$n = p = n_i \Rightarrow n_i^2 = np$$

$n_i$  depends on temperature

$$n_i = B T^{3/2} e^{(-E_g/2kT)}$$

$$B = 5.23 \times 10^{15} \left[ \frac{cm^{-3}}{K} \right]^{-3/2}$$

T : temperature in Kelvin

$E_g$  : Energy gap for 1.12 eV

k : Boltzmann Constant

$$1.38066 \times 10^{-23} J/K$$

$$86 \times 10^{-6} eV/K$$

Example 3- At  $T = 300\text{K}$  find intrinsic carrier concentration for an Si ( $E_g = 1.12\text{eV}$ )

$k = 1.38066 \times 10^{-23} \text{ J/K}$

$k = 86 \times 10^{-6} \text{ eV}$

$$n_i = B T^{\frac{3}{2}} \frac{e^{-E_g/2kT}}{e}$$

$$= 5.22 \times 10^{15} (300)^{\frac{3}{2}} \frac{e^{-1.12/2 \times 86 \times 10^{-6} \times 300}}{e}$$

$$= 1.5 \times 10^{10} \text{ cm}^{-3}$$

### 1.1.2 Extrinsic Semiconductors :-


\* concentration of electrons and holes in an Intrinsic Semiconductor is not enough <sup>to create charge & con</sup>  $\Rightarrow$  Semiconductor will be doped by atoms from groups 3 and 5. group 3 to increase number of holes and ~~group~~ group 5 to = = = electron

The process of adding holes and elec. is called doping

more electrons  $\Rightarrow$  donor impurity  
 holes  $\Rightarrow$  acceptor impurity

Donor Impurity (n-type Semiconductor)

$\Rightarrow$  One Common element from group 5 is phosphorus (P)






AP atoms has 5 valance electrons 4 of them are part of the structure and ~~creat~~ creat Covalent bonds with nearby by Si atoms.

\* the 5<sup>th</sup> electron remains loose and at room temperature it might have enough energy to move away from the atom  $\Rightarrow$  no broken covalent bonds  $\Rightarrow$  no ~~increase~~ <sup>increase</sup> in number of holes. This causes a +ve charge atom although there is no increase in number of hole

This is called ~~to donor~~ <sup>donor</sup> impurity because (P) ~~pro~~ <sup>provided</sup> the Semiconductor with extra electrons

~~Acceptor~~ Acceptor Impurity (P-type <sup>Semiconductor</sup> ~~Semiconductor~~)

One common element from group 3 is Boron (B)





3 electrons from the B atom are part of covalent bonds. One bond is still empty.

An nearby silicon electron has enough energy to break free and to fill the empty bond, leaving behind a broken bond called hole  $\Rightarrow$  number of holes increases, but number of electrons remains the same. Same although the B atom gained a  $(-ve)$  charge but this doesn't count as a free electron since the electron is part of the newly created covalent bond.

\* This type is called <sup>acceptor</sup> ~~acceptor~~ impurity because it accepted an electron from an nearby Si atom.

$$\text{Int: } n_i = n = p$$

Ext Donor concentration:  $N_d$   
 Acceptor :  $N_a$

Thermal Equilibrium :- التوازن الحراري

no net flow of holes or electrons if semiconductor is undisturbed in its thermal environment.

$$\text{At thermal equilibrium :- } n_i^2 = n_0 p_0$$

\* n-type material :-

Nd was added  
~~no~~

$$n_0 \cong Nd$$

$$p_0 = \frac{n_i^2}{Nd}$$

e: majority carriers

holes: minority

\* p-type material

$$p_0 = Na$$

$$\Rightarrow n_0 = \frac{n_i^2}{Na}$$

$$\frac{n_i^2}{Na}$$

holes: majority

e: minority

ex

At  $T = 300\text{K}$ , Si is doped with P,  $Nd = 10^{16}\text{ cm}^{-3}$  find  $n_0, p_0$ ??

$$n_0 = Nd = 10^{16}\text{ cm}^{-3}$$

$$p_0 = \frac{n_i^2}{10^{16}}$$

from last example  $n_i = 1.5 \times 10^{10}$

$$p_0 = \frac{(1.5 \times 10^{10})^2}{10^{16}} = 2.25 \times 10^4\text{ cm}^{-3}$$

Si & Ge are elemental Semiconductors  
compound Semiconductors can be created  
by combining elements from Groups  
3 and 5, Such as GaAs (~~Gallium Arsenide~~)

GaAs (Gallium Arsenide)

InP (Indium Phosphide)



ex 1.2 part b (ii) 3- For GaAs, it doped with acceptor concentration find the concentration of minority and majority carriers.  $T = 300\text{K}$

$$B = 2.1 \times 10^{14}$$

$$E_g = 1.4 \text{ eV}$$

$$N_a = 10^{15} \text{ cm}^{-3}$$

$$n_i = B T^{3/2} e^{-E_g/2kT}$$

$$n_i = 1.8 \times 10^6 \text{ cm}^{-3}$$

$$p_o = N_a = 10^{15}$$

$$n_o = \frac{n_i^2}{p_o} = \frac{(1.8 \times 10^6)^2}{10^{15}} = 3.24 \times 10^{-3} \text{ cm}^{-3}$$

### 1.13 Drift & Diffusion Currents

\* carriers 3- +ve charged ~~to~~ holes and -ve charged electrons.

\* processes that causes carriers to move in ~~use~~ a semiconductor :-

(1) Drift :- due applying electric field to the semiconductor

(2) Diffusion :- due concentration gradient  $\Rightarrow$  اختلاف التركيز


(a) non homogeneous doping of holes and electrons غير متجانس

\* electrons and holes move from spot with high

concentration spot with low conc -



(b) injection of holes or electrons in one region and no injection in another like the Pn ~~junction~~ junction.




xxx

Drift Current density in

$$\text{Current Density} = \frac{\text{Current}}{\text{Area}} \left( \frac{A}{cm^2} \right)$$

→ n-type Semiconductor :-



n-type has large number of electrons

If electric is applied to semiconductor electrons will move with a velocity  $v_{dn}$  and a direction opposite to that of the electric field.

$$v_{dn} = -\mu_n E$$

$\mu_n$  :- electron mobility ( $cm^2/vs$ )

mobility measure how well electrons can move in a semiconductor

silicon for Si  $\Rightarrow \mu_n = 155 \text{ cm}^2/vs$

\* Electron movement creates Density ~~of~~ <sup>Current</sup>

( $J_n$ )

with ~~adirect~~ a direction opposite to the direction of electron velocity

$$J_n = -en v_{dn}$$

$\Rightarrow J_n$  has the same direction as the electric field

$$J_n = -en (-\mu_n E)$$


$$J_n = en \mu_n E$$

p-type semiconductor

$v_{dp}$  :- drift velocity of holes

$J_p$  :- current density

$\mu_p$  for Si =  $480 \text{ cm}^2/\text{Vs}$



$$J_p = e p v_{dp}$$

$$= e p \mu_p E$$

Total current density

$$J_T = J_n + J_p$$

$$= en \mu_n E + e p \mu_p E$$

$$\Rightarrow J_T = \sigma E$$

$\sigma \rightarrow$  conductivity  $\frac{1}{\Omega \cdot \text{cm}}$   $\rho = \frac{1}{\sigma} (\Omega \cdot \text{cm})$

$$J_T = \frac{E}{\rho}$$



\* If electric field is due applying voltage to the semiconductor then this will be a form of Ohm's law

$$J_T = \frac{E}{\rho} \Rightarrow \frac{A}{cm^2} = \frac{V/cm}{\Omega \cdot cm} \Rightarrow A = \frac{V}{\Omega}$$

Examples: Find drift current density at  $T = 300K$

if Si is doped with As  $N_d = 8 \times 10^{15} cm^{-3}$

$$M_n = 13300 cm^2/Vs, M_p = 480 cm^2/Vs, E = 100 V/cm$$

$$n = N_d = 8 \times 10^{15}$$

$$p = \frac{n_i^2}{N_d} = \frac{(1.5 \times 10^{10})^2}{8 \times 10^{15}} = 2.81 \times 10^4 / cm^3$$

$$J_T = J_n = 1.6 \times 10^{-19} \times 8 \times 10^{15} \times 1350 \times 100$$

\*  $f \ll n$

$p$  ignore

$\Rightarrow$  ignore  $p$

and ignore

$e p M_p E$

P. 1.14

a)  $\rho = 1.5 (\Omega \cdot cm)^{-1}$  (n-type)

$$M_n = 1000 cm^2/Vs, M_p = 375 cm^2/Vs.$$

$$N_d = ??$$

$$\rho = \frac{1}{enM_n}$$

$$n = N_d = \frac{1}{\rho e M_n} = \frac{1.5}{1.6 \times 10^{-19} \times 1000} = 9.375 \times 10^{15} cm^{-3}$$

P: 1.11

a)  $E = 10 V/cm, \rho = 1.5 (\Omega \cdot cm)^{-1}, A = 10^{-5} cm^2$

$$J = E / \rho = 10 \times 1.5 = 15 A/cm^2$$

$$J = \frac{I}{A} \Rightarrow I = 15 \times 10^{-5}$$



~~Q.2~~ Drift velocity Saturation:-

$$v_d = \mu E$$

if  $E$  increase,  $v_d$  <sup>increase</sup> increase, until velocity reaches a value of  $10^7$  cm/s then it reaches Saturation and velocity won't increase anymore.

↳ Mobility and impurity concentration



$$\sigma = e n \mu$$

$\mu = \frac{\sigma}{e n}$  if concentration decreases, mobility increases

⇒ Diffusion Current Density

↳ Diffusion:- Particles flow from high concentration to low concentration.

n-type semiconductor:-





$$J_n = e D_n \frac{dn}{dx}$$

$D_n$ : Diffusion coefficient for electrons


$\frac{dn}{dx}$  = gradient of electron concentration

P-type material



$$J_p = -e D_p \frac{dp}{dx}$$

Ex: 1.4 Find  $J_n$  if  $T = 300^\circ K$   $n$  changes from  $n_1 = 10^{12}$  at  $x=0$  to  $n_2 = 10^{16} \text{ cm}^{-3}$  at  $x_2 = 3 \text{ Mm} = 3 \times 10^{-4} \text{ cm}$   
 $D_n = 35 \text{ cm}^2/\text{s}$   
 $x_2 = 3 \times 10^{-4} \text{ cm}$



$$J_n = e D_n \frac{dn}{dx}$$

$$J_n = 1.6 \times 10^{-19} \times 35 \times 3.333 \times 10^{19} = 187 \text{ A/cm}^2$$

$$\frac{dn}{dx} = \frac{10^{16} - 10^{12}}{3 \times 10^{-4} - 0} = 3.333 \times 10^{19}$$

Q 1.17 :- For Si,  $p(x) = 10^4 + 10^{15} \exp(-x/L_p)$   $x \geq 0$

$$L_p = 10 \text{ Mm} = 10 \times 10^{-4} \text{ cm}$$

$$D_p = 15 \text{ cm}^2/\text{s}$$

find  $J_p$  at a)  $x=0$

b)  $x = 10 \text{ M}$

c)  $x = 70 \text{ cm}$



$$J_p = -e D_p \frac{dp}{dx}$$

$$\left. \frac{dp}{dx} \right|_{x=0} = 10^{15} \left( \frac{-1}{L_p} \right) e$$

$$\left. \frac{dp}{dx} \right|_{x=0} = \frac{1}{10 \times 10^{-4}} \times 10^{15} = -0.1 \times 10^{19}$$

$$J_p = -1.6 \times 10^{-19} (15) (-0.1 \times 10^{19})$$

$$= 2.4 \text{ A/cm}^2$$

Mobility Vs Diffusion Coefficient ?

Mobility from Drift current :

Diffusion coefft from different current

\* Einstein Relation :-

$$\frac{D_n}{\mu_n} = \frac{D_p}{\mu_p} = \frac{kT}{e} = \text{Thermal Voltage} = \frac{V_T}{1}$$

we use if Bolte is given in J/e

If Bolts is given eV/k use ~~V\_T~~

$$T = 300^\circ$$

$$\boxed{V_T = kT}$$

At room temperature  $V_T = 26 \text{ mV}$

$$= 0.026$$


$$0.0258$$



1.2

The PN Junction:—

P & n material adjacent to each other, forming a single semiconductor, one side doped with electrons and another with holes




①  $\Rightarrow$  in p-type: majority holes  $N_A = \frac{N_i^2}{n_p}$   
minority electrons  $n_{p0} = \frac{N_i^2}{N_A}$

②  $\Rightarrow$  in n-type: majority electrons  $N_D$   
minority holes  $p_{n0} = \frac{N_i^2}{N_D}$

③  $\Rightarrow$  ~~Assume~~ Assume:— Uniform doping

Thermal Equilibrium

minority carriers



\* large density gradient ~~over~~ occurs across the junction

① electrons move from N to P  $\Rightarrow$  create -ve charged acceptor carriers

② holes cross the junction from P to N  $\Rightarrow$  create +ve charged Donor carriers


\* this movement of holes and electrons create a charge on the junction which is called depletion region (space charge region)

\* electric field appear across the junction from  $\pm$  (N to P) once this electric field is ~~to~~ ~~so~~ strong enough such that its force is equal to the force induced by diffusion gradient it will fight off

holes moving from P to N &  
 electrons  $\leftarrow \leftarrow$  N to P  $\Rightarrow$  charge flow will cease to exist and thermal equilibrium is reached.

and carrier flow will stop


the region around the junction is called depletion region or space charge region





Salvation <sup>No</sup> Current

leakage current, drift current, since it exists due to electric field  $E$  ( $v \sim \text{small}$ )





Thermal equilibrium when force induced by Electric field equals force induced by diffusion due concentration gradient

Electric creates built-in barrier potential

$(V_{bi})$

$$V_{bi} = \frac{KT}{e} \ln \left( \frac{N_A N_D}{n_i^2} \right)$$



$V_T, \phi_T$  Thermal voltage

$V_T$  at room temp =  $0.0258 \text{ V}$   
 $\approx 2.6 \text{ mV}$

$V_{bi}$

Ex

Find built-in barrier voltage  $V_{bi}$ ,  $T = 300 \text{ K}$

$N_A = 10^{16} \text{ cm}^{-3}$

$N_D = 10^{17} \text{ cm}^{-3}$

$$V_{bi} = (2.6 \text{ mV}) \ln \left( \frac{10^{16} \times 10^{17}}{(1.5 \times 10^{10})^2} \right)$$

$= 0.757 \text{ V}$


\*  $V_{bi}$  is ~~important~~ important when PN junction is forward biased





Depletion region widens when pn junction is reverse biased. And if  $V_R \uparrow$ , the width  $\uparrow$

—|— PN junction has an internal capacitor  $C_j$  that affects the switching capability of the diode



\* Application external voltage will affect the capacitor

$$C_j = C_{j0} \left(1 + \frac{V_R}{V_{bi}}\right)^{-1/2}$$

$C_{j0}$  = Capacitor at  $V_R = 0$

ex 1.6 Find  $C_j$  for pn junction at  $\odot V_R = 10$

⑤  $V_R = 5V$

$T = 300K$ ,  $N_A = 10^{16} \text{ cm}^{-3}$ ,  $N_D = 10^{15} \text{ cm}^{-3}$

$n_i = 1.5 \times 10^{10} \text{ cm}^{-3}$   $C_{j0} = 0.5 \text{ pF}$

$$V_{bi} = V_T \ln \left( \frac{N_A N_D}{n_i^2} \right) = 26 \text{ mV} \ln \left( \frac{10^{16} \times 10^{15}}{(1.5 \times 10^{10})^2} \right)$$

$$= 0.637 \text{ V}$$

$$a) C_j = 0.5 \times 10^{-12} \left( 1 + \frac{1}{0.637} \right)^{-1/2}$$

$$= 0.312 \text{ pF}$$

$$b) C_j = 0.5 \times 10^{-12} \left( 1 + \frac{5}{0.637} \right)^{-1/2} = 0.168 \text{ pF}$$

\* more  $V_R \Rightarrow$  less capacitor  $\Rightarrow V_R \uparrow \Rightarrow$  width of depletion region  $\uparrow \Rightarrow$  distance between plates  $\uparrow$   
 Capacitor  $\downarrow$  (inversely)

\*  $V_R \uparrow, E \uparrow, \text{width} \uparrow, \text{cap} \downarrow$

\* As  $V_R$  increase to a certain high value,  $E$  increases, breakdown occurs, creating large reverse current.

1.2.3


~~Forward~~ Forward biased PN Junction

$E_A < E$

hole  $\xrightarrow{E}$

$E_{net} < E$

in the direction of  $E$



If PN junction is forward biased, an electric field ( $E_A$ ) will appear across the junction due to the voltage source this  $E_A$  is less than  $E$  with a direction opposite to it.

Net electric field will be smaller than  $E$ , with the same direction.

The width of the space charge region will decrease compared to the width of the space charge region when PN junction is unbiased



$\Rightarrow$  Force of electric field will be less than force of diffusion gradient  $\Rightarrow$  electric field can't prevent holes ~~from~~ moving from P to N and electrons from moving from N to P  
 $\Rightarrow$  This means that the semi-conductor is disturbed in its thermal environment (no ~~thermal~~ thermal equilibrium)  $\Rightarrow$  charge flow, and current  $I_D$  moves from P to N  
 $\times$  Current will flow as long as  $V_F$  is applied

Forward Voltage across PN junction  $V_F$  is less than  $V_{bi}$   
 $V_D < V_{bi}$

#### 1.2.4 Ideal Current Voltage relation

$$I_D = I_s \left[ e^{\frac{V_D}{nV_T}} - 1 \right] \quad I_D = I_s \left[ e^{\frac{V_D}{nV_T}} - 1 \right]$$

$I_s$  = reverse Saturation current small, due to electric field  $E \Rightarrow$  Drift  
 if reverse biased,  $I_s$  will increase, but remains small, unless PN junction reaches break down.

$\rightarrow I_s$  depends on concentration & cross sectional area of junction

$I_s$  has values between  $10^{-18} \text{ A}$  &  $10^{-12} \text{ A}$   
 For Si,


$n$ : ideality factor (emission coefficient)

$$1 \leq n \leq 2$$

$n=1 \rightarrow$  current high

$n=2 \rightarrow$  ~~low~~ low

$V_T$  = Thermal Voltage



ex  $\frac{1.07}{10^7}$   $T = 300^\circ K$ ,  $I_s = 10^{-14} A$ ,  $n=1$  find  $I_D$

a) if  $V_D = 0.7V$

b) if  $V_D = -0.7V$

$$a) I_D = I_s \left[ e^{\frac{V_D}{nV_T}} - 1 \right]$$

$$= 10^{-14} \left[ e^{\frac{0.7}{(1 \times 0.026)}} - 1 \right] = 4.97 \text{ mA}$$


$$b) I_D = 10^{-14} \left[ e^{\frac{-0.7}{(1 \times 0.026)}} - 1 \right] = -10^{-14} A \approx I_s$$

1.8.5: PN Junction Diode

(cut in V) or (ON - Voltage) reverse  
 $V_b$ : cut in voltage

\*  $I/V$  characteristic curve

\* if  $n_D > 0.1$



ignore (-1) in eq  $I_D = I_s e^{\frac{V_D}{nV_T}}$




Diode as an Switch:-

\* Forward bias

switch closed,  $I_D$  on


$I_D > 0$   $I_D = I_s$   
Diode short



\* Reverse biased


Diode off (switch open)

$I_D = 0$  ,  $V_D = V_{oc}$   
open cut.



Temperature effects (on I/P characteristics current)

$I_D$  depends  $I_s$  which depends on concentration and  $n$  depends on temp.



for a fixed  $I_D$  as temperature increase  
 $T_0 \rightarrow T_2$  ,  $V_D$  decrease

$V_{D_0} \rightarrow V_{D_1}$  ,  $V_{D_2} < V_{D_1} < V_{D_0}$

→ for every  $5^{\circ}\text{C}$ ,  $I_s$  doubles

example  $I_{s,0} = 10^{-10}$   $T_0 = 0^{\circ}\text{C}$   
 Find  $I_s$  at  $T_1 = 15^{\circ}\text{C}$   $\frac{15}{5} = ?$

$$I_s = I_{s0} * 2^x$$



in general multiply by 2<sup>x</sup>

$$\text{where } x = \frac{T_1 - T_0}{5}$$

This is a problem for devices using Ge, since  $I_s$  for Ge is around  $10^{-6}\text{A}$

Break Down Voltage

If  $V_R$  is too high, break down occurs  $V_R$  v. high  
 $\Rightarrow E_A$  high



$\Rightarrow$  electrons gain enough energy to break free  
 $\Rightarrow$  new electron-hole pairs are created  
 creating large reverse current and the barrier on the PN junction will collapse

Free electrons will collide with other particles causing more electrons and holes to break free


→



this condition is called avalanche  $|V_{AV}|$

\* Break down Voltage is usually high at voltages between 50V - 200V

doping is ~~in~~ inversely related to Break down Voltage. The higher ~~the~~ concentration the lower ~~the~~ of a break down Voltage



\* Zener Break down :-

when doping is very high so that breakdown occurs at voltages ~~around~~ around 5V or less

⇒ Peak Inverse Voltage (PIV) :-



The highest allowed open circuit voltage on diode when it is reverse biased. If ~~break~~ Break down is to be avoided, the PIV should not be exceeded.

## 1.3 Diode circuit: DC Analysis and Design:-

Ideal Diode:-



① when Diode is forward biased

$V_D = 0$ ,  $V_f = 0$ , closed or shorted,  $I_D > 0$



② Reverse Biased:-

open ct





1.3.1

## Iteration and Graphical Techniques

① Iteration: Trial and Error



$$V_{ps} = I_D R + V_D$$

$$I_D = \frac{V_{ps} - V_D}{R} \rightarrow \textcircled{1}$$

$$I_D = I_s \left[ e^{\frac{V_D}{V_T}} - 1 \right] \rightarrow \textcircled{2}$$

$$\frac{V_{ps} - V_D}{R} = I_s \left[ e^{\frac{V_D}{V_T}} - 1 \right]$$

Diode eq<sup>n</sup> - nonlinear device  
exhibits exponential relation  
between  $V_D$  &  $I_D$

Solve for  $V_D$ 

$$\left\{ V_{ps} = R I_s \left[ e^{\frac{V_D}{V_T}} - 1 \right] + V_D \right\} \Rightarrow \textcircled{3}$$

$\Rightarrow$  this equation<sup>③</sup> has only one unknown, but  
can't be solved directly

$\Rightarrow$  Use trial and error of eq<sup>③</sup>

Try: $V_D$	$P_s$
0.6	2.7V $\neq$ 5V
0.65	15.1V $\neq$ 5V
0.619	4.99V $\approx$ 5V

Use eq<sup>①</sup> or <sup>②</sup> to find  $I_D$

$$I_D = \frac{5 - 0.619}{2k} = 2.19 \text{ mA}$$


## ② Graphical Analysis :-

$$I_D = \frac{V_{ps}}{R} - \frac{V_D}{R}$$

DC Load Line (DCLL)  
depends on R (Linear Device)

\* at  $I_D = 0$   $\frac{V_{ps}}{R} - \frac{V_D}{R} = 0 \Rightarrow V_{ps} = V_D$

\* at  $V_D = 0$   $I_D = \frac{V_{ps}}{R}$



$\Rightarrow$  Q-Point :- when DCLL and I/V Diode curve intersect  
Also called operation point because it is the point at which Diode operates

In our example Q-point is at  $I_D = 2.19 \text{ mA}$ ,  $V_D = 0.62 \text{ V}$

\* slope of DCLL :-  $\text{slope} = \frac{\Delta I_D}{\Delta V_D} = \frac{-1}{R}$

$$\frac{\Delta I_D}{\Delta V_D} = \frac{0 - V_{ps}/R}{V_{ps} - 0} = \frac{-1}{R}$$


if vertical  
slope  $\infty \Rightarrow R = 0$

13.2


Piecewise Linear Model :-  
(segment of straight lines)

$V_f$  :- Cut in (on voltage)


$r_f$  :- forward resistor









⇒ when diode is forward active:- (Diode ON)



⇒ when diode is reverse biased:- (Diode off)



Find  $I_D, V_D, V_g = 0.6$ ,  $r_f = 10\Omega$

$$I_D = \frac{V_{PS} - V_g}{r_f + R} = \frac{5 - 0.6}{10 + 2k} = 2.19 \text{ mA}$$

$$V_D = V_g + I_D r_f = 0.6 + 2.19 \text{ m} \times (10) = 0.622 \text{ V}$$


$$PD = I_D V_D = 0.622 \times 2.19 \text{ m} = 1.36 \text{ mW}$$

Note: If  $I_D \rightarrow +V_C \rightarrow$  Diode ON  
 $I_D \rightarrow -V_C \rightarrow$  Diode off

No.

Problems:-

(Q.) Find  $V_D$ ,  $I_D$  and  $P_D$  for the following ckt



a)  $V_{ps} = 5V$ ,  $V_f = 0.6V$


$$I_D = \frac{V_{ps} - V_f}{1k} = \frac{5 - 0.6}{1k} = 4.4 \text{ mA}$$

$$V_D = V_f = 0.6V$$

$$P_D = I_D \times V_D = 4.4 \text{ mA} \times 0.6V = 2.64 \text{ mW}$$

(b)  $V_f = 0.6V$ ,  $r_f = 20\Omega$ ,  $V_{ps} = 5V$

c)  $V_f = 0.6V$ ,  $V_{ps} = 0.5V$



$$I_D = \frac{V_D - V_f}{1k} = \frac{0.5 - 0.6}{1k} = -0.1 \text{ mA}$$

$I_D \ominus V_C \Rightarrow$  Diode off  $\Rightarrow I_D = 0$

$$V_D (\text{open ckt}) = 0.5V$$

$$P_D = 0 \text{ W}$$




d)  $V_f = 0.6V$ ,  $V_{ps} = -1V$

$\Rightarrow$  Diode off

$$I = 0$$

$$V_D = -1$$

$$P_D = 0$$





~~Diode circuit analysis~~

$I_D = 0 = V_D / R_D$  if  $V_D < 0$ , diode is off,  $I_D = 0$

①  $\Rightarrow$  One way to test diode assume Diode on, find  $I_D$   
 if  $I_D > 0 \rightarrow$  assumption correct and conduct  
 $\Rightarrow$  if  $I_D < 0 \rightarrow$  assumption wrong and Diode is off,  $I_D = 0$

② another way: assume Diode off  
 find  $V_{open}$


if  $V > V_D \rightarrow$  Diode is on  $V_D = 0.7V$

if  $V < V_D \rightarrow$  Diode is off and

$V_D = V_{open}$



ex  $I_{D1} = 2I_{D2}$ , find  $R_1, I_{D1}, I_{D2}$   $V_1 = 0.65V$




$$I_{D1} = I_{D2} + I_{10k} = 2I_{D2}$$

$$I_{10k} = I_{D2} = \frac{V_1}{10k} = 0.065 \text{ mA}$$

$$I_{D1} = 2I_{D2} = 2(0.065) = 0.13 \text{ mA}$$

$$R_1 = \frac{V_1 - 0.7V}{I_{D1}} = \frac{5 - 1(0.65)}{0.13 \text{ mA}} = 23.46 \text{ k}\Omega$$




find  $I_D$ ,  $V_o$ ,  $V_D = 0.6V$

$$I_D = \frac{2 - 0.6}{25k} = 0.376mA$$


$$V_o = 2 - 0.376m(5k) = 0.12V$$

find  $I_{D1}$ ,  $I_{D2}$ ,  $V_{D1}$ ,  $V_{D2}$  if  $I_{S1} = 5 \times 10^{-14} A$   
 $I_{S2} = 5 \times 10^{-7} A$

a)



b)



$$I_i = I_{D1} + I_{D2} = 1m$$

$$1m = \frac{I_{D1}}{I_{S1}} + I_{D2}$$

$$V_{D1} = V_{D2} = V_D$$

$$I_{D2} = 0.897m$$

$$I_{D1} = 0.0897m$$

$$\frac{I_{D1}}{I_{D2}} = \frac{I_{S1} (e^{V_D/V_T} - 1)}{I_{S2} (e^{V_D/V_T} - 1)}$$

$$\frac{I_{D1}}{I_{D2}} = \frac{I_{S1}}{I_{S2}} \Rightarrow \frac{0.0897m}{0.897m} = \frac{5 \times 10^{-14}}{5 \times 10^{-7}} \Rightarrow V_D = 0.3347V$$

~~$$I_{D1} = \frac{I_{S1}}{I_{S2}} I_{D2}$$~~



Q. Find  $I_D$  and  $V_D$  :-

a)  $V_D = 0.6$


b)  $V_D = 0.7$

at  $V_1$

①  $\frac{V_1 - 5}{2k} + I_D + \frac{V_1}{2} = 0$

②  $\frac{V_2 - 5}{3k} - I_D + \frac{V_2}{2k} = 0$


③  $V_1 - V_2 = V_D$



Ch 2 :- Rectifier ckt :-

Rectifier ckt is the first step in converting an ac signal to a DC signal.


\* Rectifier converts a bipolar signal into a unipolar one




Application :- Power Supply, Transformer wave shaping ckt

~~not used~~

DC Power Supply :-



### Half-wave Rectifier (HWR)



$N_1, N_2$  : number of windings for primary & secondary respectively

$$\frac{N_1}{N_2} = \frac{V_1}{V_2} \quad \frac{N_1}{N_2} : \text{turn ratio}$$

For  $V_2 < V_1$   $N_1$  must be less than  $N_2$


(RMS) Root mean square  $\sqrt{\frac{a^2 + d^2}{2}}$  /  $\sqrt{\frac{V_p^2}{2}}$

$$V_{rms} = \frac{V_p}{\sqrt{2}} \text{ for sine wave}$$

$N_s$  is in peak value when  $V_p$  is added to or subtracted from it

### Voltage Transformer characteristics (VTC)

$$V_{TC} = V_{in} V_s V_{out}$$





No.

Test Diode state by removing diode and  
Calculate  $v$  (open ckt)

$$-V_s + v + \overset{\text{open}}{I_f} R = 0$$

$$V_s = v$$

①  $v > V_f$  Diode on (Forward)

$$v_s > v_f, v_{out} = v_s - v_f$$


$$v_{out} = i_f R = i_o R$$

$$i_o = \frac{v_{out}}{R} = \frac{v_s - v_f}{R}$$

∴ if  $i_f = 0, v_D = v_f$


② if  $v_s \leq v_f$  Diode off (reverse)

$$i_D = 0, v_{out} = 0, v_D = v_s$$




$$\text{slope} = \frac{\Delta v_{out}}{\Delta v_{in}} = \frac{v_f - 0}{2v_f - v_f}$$

$$\text{or slope} = \frac{\partial v_{out}}{\partial v_{in}} = 1$$



Diode Rectifier as a battery charger



$\Rightarrow v > v_B$ , Diode On.

$$v = v_s - v_B \quad v_s - v_B > v_B \Rightarrow v_s > v_B + v_B$$

range between  $\omega t_1$  &  $\omega t_2$  is when battery charging  
 $I_D > 0$ .


$$i_D = \frac{v_s - v_B - v_B}{R}$$

$$I_{DP} = \frac{v_{sp} - v_B - v_B}{R}$$



$I_D = DC$

$i_D = AC \text{ signal}$



$v < V_B$ , Diode is off,  $i_D = 0$


$\Rightarrow$  Battery Doesn't charge

Peak value

at  $-v_{sp}$

$v = -v_{sp} - V_B$

$\Rightarrow$  PIV  $v = v_s - V_B \Rightarrow$  Diode open



$$PIV = v_{sp} + V_B$$

ex 2.1  $V_B = 12V$ ,  $R = 100\Omega$ ,  $V_D = 0.6V$   $V_s(t) = 24.8 \sin \omega t$

- find peak diode current
- Max reverse bias diode voltage (PIV)
- fraction of the cycle over which diode is conducting

$$a) i_{D1} = \frac{V_{sf} - V_D - V_B}{R} = \frac{24 - 0.6 - 12}{100} = 112 \text{ mA}$$

$$b) PIV = V_{sf} + V_B = 24 + 12 = 36V$$

c) Diode turns on when  $V_s(t) = V_B + V_D$

$$V_s(t) = V_B + V_D$$

$$24 \sin(\omega t) = 12 + 0.6 = 12.6$$

$$\omega t = \sin^{-1}\left(\frac{12.6}{24}\right) = 31.7^\circ$$

Due to symmetry  $\omega t_2 = 180 - \omega t_1$

$$= 180 - 31.7 = 148.3^\circ$$

the fraction when diode conducts:

$$\frac{\omega t_2 - \omega t_1}{360} \times 100\% = \underline{\underline{32.4\%}}$$

↳ that is only 32.4% of a full cycle when diode conducts.  $\Rightarrow$  inefficient

~~inefficient~~




$$I_D(\text{Avg}) = \frac{I_{OP}}{\pi}$$

No.

P.2.3

120 V<sub>rms</sub>  
60 Hz



$$V_g = 0.7$$

a) find peak outp Voltage

b) s = diode current

c) s fraction of diode

conductance

d) average diode current

a) Peak outp peak =  $V_{sp} - V_g$

$$\frac{N_1}{N_2} \cdot \frac{V_1}{1} = \frac{V_2}{V_1} \Rightarrow V_{s,rms} = 12 \text{ rms} \Rightarrow V_{sp} = 12 \times \sqrt{2} = 16.97 \text{ V}$$

$$V_{op} = V_{sp} - V_g$$

$$V_{op} = 16.97 - 0.7 = 16.27 \text{ V}$$

b)  $I_{OP} = \frac{V_{op}}{R} = \frac{16.27}{2k} = 8.13 \text{ mA}$

c) fraction when diode conducts  $V_s = V_g$

$$16.97 \sin \omega t_1 = 0.7$$

$$\omega t_1 = \sin^{-1} \left( \frac{0.7}{16.97} \right) = 2.36^\circ$$

$$\omega t_2 = 180 - 2.36 = 177.64^\circ$$

$$\text{fraction} = \frac{\omega t_2 - \omega t_1}{360} \times 100\% = \frac{175.28}{360} \times 100\% = 48.88\%$$

d)  $I_D(\text{Avg}) = \frac{I_{OP}}{\pi} = \frac{8.13 \text{ mA}}{\pi} = 2.59 \text{ mA}$


e)  $P_{iV} = V_{sp} = 16.97 \text{ V}$

21.2 Full wave rectifier ~~converts the -ve~~

the full wave rectifier converts the -ve portion of the sine wave into a positive one

- ① center tapped full wave Rectifier (CFWR) (TFWR)
- ② Bridge Rectifier

\* Center tapped Full wave rectifier \*





$$I_D = \frac{V_{out}}{R} = \frac{V_s - V_D}{R}$$

$$\Rightarrow V_{out} = V_s - V_D$$

\* ⊕ve half cycle: D<sub>2</sub> is off

⇒ if  $V_s > V_D$  ⇒ D<sub>1</sub> is ON

$$I_{D2} = \text{zero}$$




⇒ if  $V_s < V_D$ , D<sub>1</sub> is off  $I_D = 0$  ~~∴ V<sub>out</sub> = I<sub>D</sub> R = 0~~



(-ve) half cycle ( $D_1$  is off)

(a)  $\Rightarrow$  if  $v_s < v_g$  /  $-v_s > v_g \Rightarrow$  magnitude of  $v_s > v_g$

$D_2$  is on




$$-v_s + v_g + v_{out} = 0$$

$$I_{D1} = 0$$

$$v_{out} = v_s - v_g$$


$$I_{D2} = \frac{v_{out}}{R}$$



(b)  $\Rightarrow$  if  $v_s > -v_g \Rightarrow -v_s > v_g$


$D_2 \Rightarrow$  off  $I_{D2} = \text{zero}$   $v_{out} = \text{zero}$

Currents  $I_{D1}, I_{D2}, I_R$



$$I_{D1}(\text{avg}) = I_{D2}(\text{avg}) = \frac{i_{DP}}{\pi}$$

$$I_R(\text{avg}) = \frac{i_{RP}(2)}{\pi}$$



PIV  $\Rightarrow$  PIV for both is the same +ve half cycle  
 $D_1$  on,  $D_2$  off

$$-2V_s + V_d - V_z = 0$$

$$V_z = (-2V_s + V_d) \Rightarrow$$


$$\boxed{V_z = 2V_s - V_d}$$

\* -ve half cycle  $\Rightarrow D_1$  off,  $D_2$  on


$$2V_s + V_1 - V_d = 0$$

$$V_1 = (V_d - 2V_s) \Rightarrow \boxed{V_1 = 2V_s - V_d}$$





② ~~Bridge~~ Bridge Rectifier



\* +ve half cycle :-


$D_1, D_2$  on

$D_3, D_4$  off

consider ideal diodes

$$V_s > V_\gamma$$


$$V_s > 0$$



$$-V_s + 2V_\gamma + V_o = 0$$

$$V_o = V_s - V_\gamma = V_s \text{ for ideal}$$

ideal diode



-ve half cycle:-

$$V_s < V_r$$



$D_1, D_2$  off

$$V_s < 0$$

$D_3, D_4$  on

$$+V_s - 2V_r - V_o = 0$$

$$V_o = V_s - 2V_r$$





Negative Output Rectification

No. \_\_\_\_\_



PIV is - Same for all diode

$D_1$  or  $D_2$   
 PIV at  ~~$D_1$~~   
 in  $\ominus$ ve half cycle

$$V_s + V_1 + V_r = 0$$

$$V_1 = -V_s + V_r$$

$$\text{at PIV} = V_{sp} - V_r$$



Example 2.2 Compare Voltage ( $V_s$ , PIV) and transformer turn ratio ( $\frac{N_1}{N_2}$ ) between  
 CT, FWR & Bridge.

$$V_1 = 120 \text{ V}_{\text{rms}}, 60 \text{ Hz} \quad V_0 = 9 \text{ V}_p \quad V_s = 0.7 \text{ V}$$

$$\Rightarrow \text{CT} \quad V_0 = V_s - V_f$$

$$V_s = V_0 + V_f$$

$$V_{sp} = V_{op} + V_s = 9 + 0.7 = 9.7 \text{ V}$$

$$V_{\text{rms}} = \frac{V_{sp}}{\sqrt{2}} = \frac{9.7}{\sqrt{2}} = 6.86 \text{ V}_{\text{rms}}$$

$$\Rightarrow \frac{N_1}{N_2} = \frac{V_1}{V_s} = \frac{120}{6.86} = 17.5$$

$$\text{PIV} = 2V_{sp} - V_s = 2 \times 9.7 - 0.7 = 18.7 \text{ V}$$

\* Bridge

$$V_0 = V_s - 2V_f$$

$$V_s = V_0 + 2V_f$$

$$V_{sp} = V_{op} + 2V_s = 9 + 2 \times 0.7 = 10.4$$

$$V_{\text{rms}} = \frac{V_{sp}}{\sqrt{2}} = 7.35 \text{ V}$$

$$\frac{N_1}{N_2} = \frac{V_1}{V_{sp}} = \frac{120}{7.35} = 16.3$$

$$\text{PIV} = V_{sp} - V_s = 10.4 - 0.7 = 9.7$$




\* CT utilizes only half of the secondary windings at each half cycle, but the ~~bridge~~ bridge utilizes all windings. This is a waste for CT, since turn ratios & ratios are almost the same

\* PIV for CT is almost twice the PIV of Bridge  $\Rightarrow$  diode in CT need to sustain more voltage on diode when it is open  $\Downarrow$

2.1.3

Filter

Consider a half wave rectifier (Same principle for Full)




① ~~First~~ at  $T < \frac{T}{4}$ , diode will be on, if capacitor will charge through  $r_f$   $Z = r_f * C \Rightarrow$  very small

$\Rightarrow$  Output signal will keep with input signal

'in other words ~~there~~ there will be on delay

$$v_o = v_c = v_s = v_f$$




②  $t > \frac{T}{4}$   $v_s$  starts to decrease &  $v_o$  will decrease & capacitor will discharge through R  
 $\tau_{disch} = RC \Rightarrow \text{high}$ ,  $R \gg r_f$ ,  $\tau_{disch} \gg T_{ch}$   
 which causes delay between input and output signal  
 At some point  $v_o$  will be less than  $v_s$  and diode will turn off.

Capacitor will continue discharging slowly, until the next +ve half cycle  $v_s$  &  $v_s$  becomes higher than  $v_o$  again  $\Rightarrow$  Diode will be on again and capacitor will charge, and so on.

$$V_{ripple} = v_m - v_L$$





- \* Called filter because it filtered out a large portion of the sine wave
- \* Or because it filtered out the high freq

⇒ During Discharging  $V_o(t) = V_m e^{-t/RC}$   
 $= V_m e^{-t/RC}$

$$V_r = V_m - V_L$$

$$= V_m - V_m e^{-T/RC}$$

$$= V_m \left( 1 - e^{-T/RC} \right)$$

$$e^{-T/RC} = 1 - \frac{T}{RC}, \quad RC \gg T$$


$$V_r = V_m \left( 1 - 1 + \frac{T}{RC} \right) = V_m \left( \frac{T}{RC} \right)$$

\* For small ripple (ideal)  $T = T_P$

$$V_r = V_m \left( \frac{T_P}{RC} \right)$$

\* For ~~the~~ FWR :

$$T_P = \frac{T}{2}$$




$$V_r = V_m \frac{T}{2RC} = \frac{V_m}{2RCf}$$

\* for HWR



$$T = T_p = \frac{1}{f}$$

$$V_r = \frac{V_m}{RCf}$$




Diode Behavior and  $i_D$  :-

consider full wave with ideal diodes.



dep wise




$$i_D = i_C + i_R$$

$$= C \frac{dv_{out}}{dt} + \frac{v_o}{R}$$

$$i_{D, Peak} = \frac{V_m}{R} \left( 1 + \pi \sqrt{\frac{2V_m}{V_r}} \right)$$

$\Delta t$  : conduction time

$$i_{D, Avg} = \frac{V_m}{R} \left( 1 + \frac{\pi}{2} \sqrt{\frac{2V_m}{V_r}} \right) \frac{\Delta t}{T}$$



Current of diode on +ve HC

Bar of C.D. Diode on -ve HC



قانون انتگرال

$$\Delta t = \frac{1}{2\pi f} \sqrt{\frac{V_r}{V_m}}$$

2.15

$$CT \text{ FWR}, V_o = 12V_p = V_m$$

$$i_L = 0.5A \quad V_r = 3\% \text{ of } V_m$$

$$V_o = 0.8, V_i = 120\sqrt{2} [2\pi(60)t] \quad \omega = 2\pi f$$

a) find transformer ratio

b) min value of C

c) is pent. , id avg , PIV

قانون

$$a) \frac{N_1}{N_2} = \frac{V_s}{V_s}$$

$$V_s = V_p + V_s = 12.8 V_p$$

$$V_{s,rms} = \frac{12.8}{\sqrt{2}} = 9.08 \text{ Vrms}$$

$$\frac{N_1}{N_2} = \frac{120}{9.08} = 13.36$$

$$b) V_r = \frac{V_m}{2RCf}$$

$$R = \frac{V_o}{i_L} = \frac{12}{0.5} = 24 \Omega$$



$$V_r = 0.03 \times V_m$$

$$= 0.03 \times 12 = 0.36 \text{ V}$$

$$C = \frac{12}{2 \times 24 \times 0.36 \times 60} = 11.6 \mu F$$

c)


1.11 Zener Diode




$$r_z = \frac{\Delta V_z}{\Delta I_z} \Rightarrow \frac{1}{r_z} = \frac{\Delta I_z}{\Delta V_z} \quad r_z \approx 0$$

\* Current drops down in the -ve region  $\Rightarrow I$  for Zener diode is opposite to  $i$  of regular diode in forward active mode.

\* On voltage of Zener diode is smaller than Breakdown voltage in regular diode due to high concentration of holes and electrons



\* slight slope in curve due to small  $r_z$  for ideal Zener  $r_z = 0$  slope =  $\infty$  (vertical)




Zener Voltage Can be controlled by changing the Dopping level




region 1 :- Zener operates like a regular diode

$r_f \approx 0$  (or small)  $v_D \approx V_f$




region 2 :- Diode off also acts like ~~an~~ <sup>an</sup> regular diode

Voltage in magnitude less than  $V_Z$



Voltage in Zener is the open ckt voltage

region 4 :- Diode is on,  $r_f \approx 0$  Voltage on Zener is  $V_Z$



~~due to high concentration of holes and~~


$$P_Z = I_Z V_Z$$

$$P_{Zmax} = I_{Zmax} \times V_Z$$


## Zener diode as a voltage regulator:

①  $V_i$  Fixed &  $R$  Fixed

\* to check for the operation mode of the



Zener remove it from the cut & find open cut voltage:




$$V = \frac{V_L R_L}{R_L + R}$$

\* if  $V > V_Z \Rightarrow$  diode on  $\Rightarrow$  and  $V_L = V_Z$

\* if  $V < V_Z \Rightarrow$  diode off  $\Rightarrow V_L = V = \frac{V_i R_L}{R_L + R}$ ,  $I_Z = 0$

\* for on state the following analysis are performed



$$I_L = \frac{V_Z}{R_L}$$

$$V_R = V_i - V_Z$$

$$I_R = \frac{V_R}{R} = \frac{V_i - V_Z}{R}$$

$$I_Z = I_R - I_L$$


$$P_Z = I_Z V_Z \leq P_{Z, \max}$$



Note: when Zener is on, voltage on Zener diode can never be  $V$ . Its voltage is held at  $V_Z$ , and the diode is said to (lock-in) at that level

or find  $V_L$ ,  $V_R$ ,  $I_Z$ ,  $P_Z$  a)  $R_L = 1.2k$

b)  $R_L = 3k$



$$V_Z = 10V, P_{Z, \max} = 30mW$$

$$a) V = 16 \times \frac{R_Z}{R + R_L} = 16 \times \frac{1.2k}{1.2k + 1k} = 8.73V$$

$V < V_Z \Rightarrow$  Zener off

$$I_Z = 0, P_Z = 0$$

$$V_R = V_i - V = 16 - 8.73 = 7.27V$$

$$V_L = V = 8.73V$$

$$b) R_L = 3k \Omega$$

$$V = 16 \times \frac{3k}{1 + 3} = 12V$$

$V > V_Z \Rightarrow$  Zener on

$$V_L = V_Z = 10V$$

$$V_R = V_i - V_Z = 16 - 10 = 6V$$

$$I_Z = I_R - I_L$$


$$I_R = \frac{V_R}{R} = \frac{6}{1k} = 6mA$$

$$I_L = \frac{V_Z}{R_L} = \frac{V_L}{R_L} = \frac{10}{3k} = 3.33 \text{ mA}$$


$$I_Z = 6 - 3.33 = 2.67 \text{ mA}$$

$$P_Z = I_Z V_Z = 2.67 \text{ mA} \times 10 = 26.7 \text{ mW} < (30 \text{ mW})$$

acceptable



fixed  $V_i$ , Variable  $R_L$




\* If  $R_L$  goes below a certain value ( $R_{min}$ ) then Zener goes off  $\Rightarrow$  avoid  $R_L < R_{min}$

\* If  $R_L$  is too high,  $I_L$  is too low  $\Rightarrow I_Z$  is high and can exceed  $I_{Zmax} \Rightarrow P_Z$  will be higher than  $P_{Zmax}$  which should be avoided  $\Rightarrow R_{Lmax}$  must be determined

$R_L$  (min)

$$V = V_i \frac{R_L}{R_L + R}$$



$V > V_Z \Rightarrow$  Zener is on

$$\Rightarrow V_Z = \frac{V_i R_L}{R_L + R}$$



$$R_{L, \min} = \frac{R V_Z}{V_i - V_Z}$$

$$I_{L, \max} = \frac{V_Z}{R_{\min}}$$

$$I_{Z, \min} = I_R - I_{L, \max}$$

$$\Rightarrow R_L (\max)$$

$$I_L = I_R - I_Z$$

fixed

$$I_R = \frac{V_R}{R} = \frac{V_i - V_Z}{R}$$

$I_Z$  can't be higher than  $I_{Z, \max} \Rightarrow$


$$I_{L, \min} = I_R - I_{Z, \max}$$



$$R_{L, \max} = \frac{V_Z}{I_{L, \min}}$$

Example find  $R_L$  &  $I_L$  that will result in  $V_{RL} = 10V$   
 b) find  $P_{\max}$

$$R_{L, \min} = \frac{1K(10)}{50 - 10} = 250 \Omega$$



$$I_{L, \max} = \frac{V_Z}{R_{L, \min}} = \frac{10}{250} = 40 \text{ mA}$$

$$V_Z = 10V \quad I_{Z, \max} = 3.2 \text{ mA}$$

for  $R_{L, \max}$


$$I_{L, \min} = I_R - I_{Z, \max}$$




$$I_R = \frac{V_R}{R} = \frac{40}{1k} = 40 \text{ mA}$$

$$I_L \text{ min} = 40 \text{ mA} - 32 \text{ mA} = 8 \text{ mA}$$

$$R_L \text{ max} = \frac{V_Z}{I_L \text{ min}} = \frac{10}{8 \text{ mA}} = 1.25 \text{ k}\Omega$$



\* Fixed  $R_L$  and Variable  $V_i$



$$V = V_i \frac{R_L}{R_L + R} \text{ for Zener to be on } V \geq V_Z$$

$$V_i \text{ min} = V_Z \frac{(R_L + R)}{R_L}$$

↑ less than  $V_i \text{ min}$  diode will be off

$$I_L = \frac{V_Z}{R_L} \text{ fixed}$$

$$I_{R \text{ min}} = \frac{V_i \text{ min} - V_Z}{R} \text{ Variable}$$

$$I_Z \text{ also changes. } I_Z \text{ min} = I_{R \text{ min}} - I_L$$



⇒  $V_{i, \max}$  ?


$I_Z$  can't be higher than  $I_{Z, \max}$

$$I_{R, \max} = I_{Z, \max} + I_L$$

$$V_{i, \max} = I_{R, \max} R + V_Z$$

example 9

$V_Z = 20V$ ,  $I_{Z, \max} = 60mA$   
 Find range of  $V_i$  that  $V_o$   
 will maintain Zener in "on" state




$$* V_{i, \min} = V_Z \frac{R_L + R}{R_L} = 20 \frac{(1.2k + 220)}{1.2k} = 23.67$$

$$* I_{L, \max} = \frac{V_Z}{R_L} = \frac{20}{1.2k} = 16.67mA$$

$$I_{R, \max} = 60mA + 16.67mA = 76.67mA$$

$$V_{i, \max} = 76.67mA(220) + 20 = 36.97V$$



2.3 Clipper & Clampers

2.1 Clipper (limiter) :-

Remove part of the applied signal that is either smaller or bigger than a certain value


Single diode clipper :-

①  $V_{IN} > V_f + V_B$

⇒ Diode on

$V_o = V_B + V_f$


$i_R = \frac{V_i - V_B - V_f}{R}$



②  $V_{IN} < V_B + V_f \Rightarrow$  Diode off


$i_R = 0$

$V_o = V_i$





\* Parallel based clipper :-



① ⊕ve half cycle,  $D_2$  off

ⓐ  $V_{IN} > V_f + V_{B1}$ ,  $D_1$  on  $\Rightarrow V_o = V_f + V_{B1}$

ⓑ  $V_{IN} < V_f + V_{B1}$ ,  $D_1$  off  $\Rightarrow V_o = V_{IN}$


② ⊖ve half cycle  $D_1$  off :-

\*  $V_{IN} > -V_f - V_{B2}$   $D_2$  off  
 $V_{out} = V_i$


\*  $V_{IN} < -V_f - V_{B2}$   $D_2$  on  $V_{out} = -V_f - V_{B2}$



سبحان الله وحده سبحان الله العظيم



Example for a diode circuit





$$v_o = v_i \sin \omega t$$

$$v_o = -v_i \sin \omega t$$


$$v_o = v_i \sin \omega t$$

$$v_o = -v_i \sin \omega t$$





Ex 8- Find the output voltage for the parallel-base clipper  $V_f = 0$ ,  $R_f = 0$



① ⊕ve half cycle  $D_2$  off

$$* v_i > v_o + V_1$$

$$v_i > 2V \Rightarrow \text{Diode On}$$

$$v_o = i R_2 + V \Rightarrow$$

$$I = \frac{v_i - 2}{10k + 10k}$$

$$v_o = \frac{v_i - 2}{20k} \times 10k + 2$$

$$\Rightarrow v_o = \frac{v_i}{2} - 1 + 2 = \frac{v_i}{2} + 1$$


\*  $v_i$  is sine wave &  $v_o$  is a function of  $v_i$

$\Rightarrow$  Sine wave

$$v_{of} = \frac{6}{2} + 1 = 4$$

$$* * v_i < v_i = 2V$$

$$D_1 \text{ off, } v_o = v_i$$



$\Rightarrow$  -ve half cycle  $D_1$  off

$$* V_{IN} < V_z = -4V$$



$$D_2 \text{ is on } v_{out} = -4V$$

$$* V_{IN} > V_z = -4V$$

$$D_2 \text{ is off } v_{out} = V_{IN}$$




\* Clipper with power supply  $V_B$  Series with input



① if  $v > v_y = 0$

diode off  $v_{out} = v = v_i - V_B$

② if  $v < v_B = 0$  diode on  $v_{out} = v_y = 0$




2.3.2


Clampers :-

Does not change the form of the input signal. It only shifts it up or down. It has a capacitor in the circuit.

\* Clamper with no DC source



\*  $t < \frac{T}{4}$  (initially assume  $v_o = 0$ )  
 +ve half cycle, Diode on Capacitor will charge  
 ,  $T = \frac{1}{f}$  ,  $C = \text{zero}$  , capacitor will charge until  
 $v_i = v_m$      $v_o = v_c = 0$



at  $v_i = v_m$  ,  $v_{out} = 0$   
 at  $v_i = 0$  ,  $v_{out} = -v_m$   
 at  $v_i = -v_m$  ,  $v_{out} = -2v_m$

\* Tip: if Diode points down, signal will shift down, and upper peaks will clamp at Voltage connected to Diode in series




\* if diode points up, signal will shift up with -ve peaks clamping at a value that is equal to the voltage connected to diode in ~~series~~ series

In our example  $V_{avg} = -V_m$

Clamping Circuit that includes an independent

Voltage source



(initially  $V_c = 0$ )

\*  $t < \frac{T}{4}$ ,  $V_i > V_B$

Diode ON,  $V_{out} = V_B$


capacitor charges

$$V_c = V_i - V_B$$


$$V_{cm} = V_m - V_B$$

\*  $t > \frac{T}{4}$

$$V_{out} = V_i - V_c = V_i - (V_m - V_B) = V_i - V_m + V_B$$




-ve bias



Example 2:- 2.9

$$V_f = 0.7$$

find  $V_{out}$ ,  $I_{D1}$ ,  $I_{D2}$ ,  $I_{R2}$ 

$$a) V_i = 0V \quad b) V_i = 4V$$

Sol a)  $I_{D1}$  is zero,  $I_{D2} = I_{R1} = I_{R2} = \frac{5 - 5 - 0.7}{15k} = 0.62 \text{ mA}$

$$V_{out} = V^+ - I_{R1} R_1 = 5 - 0.62(5) = 1.9V$$

$$V_{D1} = V_i - V^- = 0 - 1.2 = -1.2V \Rightarrow D_1 \text{ off}$$

$$\& I_{D1} = 0$$

b)  $V_i = 4V$  Assume both diodes on

$$\Rightarrow I_{D1} + V_f - V_i + V_{out} = 0$$

$$V_{out} = 4V$$

$$I_{R1} = \frac{5 - 4}{5k} = 0.2 \text{ mA}$$

$$\bar{V} = V_i - V_f = 4 - 0.7 = 3.3V$$

$$I_{R2} = \frac{\bar{V} - 5}{10k} = \frac{3.3 - 5}{10k} = 0.17 \text{ mA} = I_{D2}$$

$$I_{D1} = 0.17 - 0.2 = 0.67 \text{ mA}$$



Super  
g

No. \_\_\_\_\_

ex 2.10 a) assume  $D_1, D_2$  on.

$$V_{\text{out}} = V_z = 0.7V$$

$$\bar{V} = V_I - V_z = 0.7V$$


$$\bar{I}_{R_1} = \frac{5 - 0}{5k} = 1m \Rightarrow \bar{I}_{D_2}$$

$$\bar{I}_{R_2} = \frac{0.7 + 5}{10k} = 0.43m$$

$$\bar{I}_{D_1} = \bar{I}_{R_2} - \bar{I}_{D_2} = 0.43m - 1 = -0.57m$$

$\Rightarrow$   $\bar{I}_{D_1} < 0 \Rightarrow D_1$  is off  $\Rightarrow \bar{I}_{D_1} = 0$

ex 2.11 find  $V_A, V_B$  & diode currents  $V_z = 0.7V$



Node Voltage at  $V_A$

$$\frac{V_A - 5}{5k} + \frac{V_A + 10 - 0.7}{5k} + \bar{I}_{D_2} = 0$$

$$\bar{I}_{D_2} = -0.86mA$$

$D_2$  off &  $\bar{I}_{D_2} = 0$

Assume all diode on

$$V_B = V_z = -0.7$$

$$V_A = V_z + V_B = 0$$

Assume  $D_1$  &  $D_3$  on &  $D_2$  off

$$V_B = -0.7V$$

$$I_{D_3} = \frac{V_B + 5}{5k} = 0.86mA \checkmark$$


$$I_{D_1} = \frac{5 - 0.7 + 10}{10k} = 1.43mA = I_{R_1}$$

$$V_A = 5 - I_{R_1} R_1 = -2.15V$$

$$V_{D_2} = V_A - V_B = -2.15 - 0.7 = -1.45V \Rightarrow D_2 \text{ off}$$


Problem 2.34 b)

اسئلة  
الجواب



2.35 / b (ii)

$V_B = 0.7$



$$-V_i \Rightarrow V + V_B = 0$$

$$V_i \Rightarrow -V_i + V_B$$



$V_i > V_B \Rightarrow D$  on

$$V_i + V_B \leq V_G$$

$$V_i < V_G - V_B$$

$$V_i < -5.7V$$

$$-V_i \Rightarrow V_G + V_B \Rightarrow \text{No. of } \dots$$



$$V_{out} = V_i + V_B - V_G \Rightarrow V_i + 0.7 + 5 = V_i + 5.7V$$



Intrinsic semiconductor

No.

$$* n_i^0 = BT \left( e^{-\frac{E_g}{2kT}} \right)$$

$$* n_i^2 = n_0 p_0$$

$$* \text{current density} = \frac{I}{\text{Area}} = \frac{A}{\text{cm}^2}$$

Drift

$$* v_{dn} = -M_n E \Rightarrow J_n = +e n_i \mu_n E = -e n_i v_{dn}$$

$$* v_{dp} = M_p E \Rightarrow J_p = e p_i \mu_p E$$

$$* \text{Total current density} = J_n + J_p = \sigma E = \frac{E}{\rho}$$

$$\left. \begin{aligned} * J_n &= e D_n \frac{dn}{dx} \\ * J_p &= -e D_p \frac{dp}{dx} \end{aligned} \right\} \text{Diffusion}$$

$$eV_T = V_T = 0.0257 \text{ V} \approx 26 \text{ mV}$$

$$* V_{bi} = \frac{kT}{e} \ln \left( \frac{N_A N_D}{n_i^2} \right)$$

$$* C_j = C_{j0} \left( 1 + \frac{V_R}{V_{bi}} \right)^{-\frac{1}{2}}$$

$$* I_D = I_s \left( e^{\frac{V_0}{nV_T}} - 1 \right)$$


$$* V_{ps} = I_s R \left( e^{\frac{V_0}{nV_T}} - 1 \right) + V_0 \Rightarrow \text{iteration}$$



No. \_\_\_\_\_


## Ch:5 Bipolar Junction Transistor (BJT)

### 5.1.1 structure :-



~~Pro~~ Bipolar because both electrons and hole movement create current

For (BJT) to operate properly, Base must be very thin  $10^{-6}$  m.



\* Two junctions  $\Rightarrow$  4 operation modes

### 5.1.2 npn transistor: forward active mode (FA)

(B-E)  $\bar{J}$  is forward Biased

(B-C)  $\bar{J}$  is ~~Reverse~~ Reverse Biased

Forward biased of (B-E)  $\bar{J}$  created an electric field  $E_A$ .

$$E_A < E$$

$\Rightarrow$  net  $E < E$  and in the same direction as  $E$



$I_E$  \* Force due to electric field will be less than force induced by gradient concentration  $\Rightarrow$  electrons will cross from n to p & holes from p to n. Keep in ~~mind~~ mind that concentration of electrons in Emitter is much higher than concentration of ~~holes~~ holes in base  
 $\Rightarrow$  number crossing electrons is ~~higher~~ higher than number of crossing holes

\* electron ~~movement~~ <sup>movement</sup> creates current called emitter current  $I_E$

$$I_E = I_{E0} \left[ e^{V_{BE}/nVT} - 1 \right] \approx I_{E0} e^{V_{BE}/nVT}$$

~~n=1~~  $n=1$  /  $I_{E0}$  is directly proportional to cross sectional area of pn junction

$I_C$  \* most of ~~holes~~ electrons that cross to base continue to collector since base is very thin & e in emitter  $\gg$  h in base  
 These electrons will create the collector ~~current~~ current ( $I_C$ )

$$I_C = I_S (e^{V_{BE}/nVT} - 1) \quad \alpha = \frac{I_C}{I_E} = \frac{I_S}{I_{E0}}$$

\*\*  $\alpha$ : ~~Common~~ <sup>Common</sup> base current gain.

slightly  $\alpha$  ~~slightly~~ less ~~the~~ than 1.

$I_B$  \* Base Current has two components :-

- ① a small portion of electrons crossing to Base due to (B-E) junction biasing will recombine with holes in base  $\Rightarrow$  these holes must be replaced by Base terminal
- ② due to biasing the (B-E)  $\Rightarrow$  holes will move from p to n


$$I_B = I_{B_0} [e^{V_{BE}/V_T} - 1]$$

Common Emitter Current Gain :-

$$\beta = \frac{I_c}{I_B} = \frac{I_s e^{V_{BE}/V_T}}{I_{B_0} e^{V_{BE}/V_T}} = \frac{I_s}{I_{B_0}}$$

$\beta$   $50 < \beta < 300$  Ideally is constant but in practical varies

Common Emitter current gain (Cont)



$$V_{CE} = V_{CC} - I_C R_C$$

$V_{CC}$  Controls value of value of  $V_{CE}$

$$V_{BB} = I_B R_B + V_{BE}$$

iff  $V_{BB} = 0$   $I_B = 0$  transistor is off

$$I_B = I_C = I_E = 0$$

$$I_C = \beta I_B$$



\* Voltage between Base E. controls current at collection.  $I_C$  is dependent of  $V_{BC}$

Current relations :-

$$I_C = \beta I_B$$

$$I_E = I_C + I_B \Rightarrow = \beta I_B + I_B = (1 + \beta) I_B$$

$$I_E = I_C + \frac{I_C}{\beta} \Rightarrow I_E = \frac{\beta + 1}{\beta} I_C$$

$$I_C = \frac{\beta}{\beta + 1} I_E \quad I_C = \alpha I_E$$

$\alpha$ : Common Base current gain  $\alpha = \frac{\beta}{\beta + 1} \rightarrow \alpha < 1$   
Lossless

$$\beta = \frac{\alpha}{1 - \alpha}$$


ex find  $I_E$ ,  $I_C$  &  $\alpha$  if  $\beta = 150$ ,  $I_B = 15 \text{ mA}$

$$I_C = 15 \text{ mA} \times 150 = 2.25 \text{ mA}$$

$$I_E = 15 \text{ mA} + 2.25 \text{ mA} = 2.27 \text{ mA}$$

$$\alpha = \frac{150}{151} = 0.9934$$

5.1.3 P.N.P transistor: FA mode.



(B-E) Junction forward

(B-C) J reverse

$$\begin{aligned} \text{Pnp} \quad V_{EB} &= V_E - V_B \quad (+ve) \\ V_{CB} &= V_C - V_B \quad (-ve) \end{aligned} \quad \left. \begin{aligned} \text{npn} \\ V_{BC} &= V_B - V_C \quad +ve \\ &= V_B - V_C \quad -ve \end{aligned} \right\}$$

$$I_E = I_{C_0} e^{V_{EB}/V_T}$$

$$I_C = \alpha I_E = I_{S_0} e^{V_{EB}/V_T}$$

$$I_B = I_{B_0} e^{V_{EB}/V_T} = \frac{I_C}{\beta}$$

$$I_E = I_C + I_B$$

$$I_E = (1 + \beta) I_B$$



$$\alpha = \frac{\beta}{\beta + 1}$$

$$\beta = \frac{\alpha}{1 - \alpha}$$

$$\Rightarrow I_C = \frac{\beta}{\beta + 1} I_E$$




5.1.4 :- Circuit symbol & conventions



$$V_{EC} = V_E - V_C$$

$$V_{EB} = V_E - V_B$$

FA : Biasing for npn :-



$$V_{CE} = V_{CC} - I_C R_C$$


$$I_B = \frac{V_{BB} - V_{BE}}{R_B}$$

Forward  
for FA mode  
 $V_{BE} +ve$   
 $V_{BC} -ve$   
 $V_{CE} +ve$   
 $I_C > I_B$

FA Biasing for pnp :-



FA Biasing for  $\beta > 1$




$$V_{EB} \rightarrow +ve \quad V_{EC} \rightarrow +ve$$

$$V_{CB} \rightarrow -ve \quad |V_{BB}| < |V_{CC}|$$

$$+V_{EC} - I_C R_C - V_{EC} = 0 \rightarrow V_{EC} = V_{CC} - I_C R_C$$

$$V_{BB} - I_B R_B - V_{EB} = 0 \Rightarrow I_B = \frac{V_{BB} - V_{CB}}{R_B}$$

FA : Biasing using +ve power supplies



$$V_{CC} > V_{BB}, \quad V_{CB} \rightarrow +ve$$

$$V_{CE} \rightarrow -ve$$



5.1.5

Common Base (CB) :-

output voltage vs output current for different values of input ( $I$  or  $V$ )

$V_{out} = V_{CB}$


$I_{out} = I_c$

for FA mode

$V_{BC} = -ve, V_{BE} = +ve$


$V_{CB} = +ve$

input current  $I_e$



$I_c = \alpha I_e, I_c$  is independent of  $V_{CB}$


no longer in FA mode  
 $I_c \neq \alpha I_e$



Common Emitter CE :-

$V_{CE} = V_c - V_e, V_{BE} = V_b - V_e$

$V_{BE} = V_B - V_E$



$I_c$  vs  $V_{CE}$  for different values of  $I_B$  or  $V_{BE}$


ideally  $I_c$  is independent of  $V_{CE}$

$$\text{slope} = \frac{\Delta I_c}{\Delta V_{CE}} = 0$$

FA :-

$$V_{BE} \text{ +ve} \quad V_B > V_E$$

$$V_{BC} \text{ -ve} \quad V_C > V_B$$




$$V_{CE} = V_C - V_E = +V_{CE}$$

$$\& V_{CE} > V_{BE}$$

Early Voltage (VA) :-

Ideally  $I_c$  is independent of  $V_{CE}$ , But in practice  $I_c$  depends on  $V_{CE}$




$$V_{BE} = V_{BC} + V_{CE}$$

$$\begin{aligned} \text{*** } V_{CE} &= V_{CB} + V_{BE} \\ V_{CB} &= V_{CE} - V_{BE} \end{aligned} \quad \left. \begin{array}{l} \text{if } V_{CE} \text{ increases, } V_{CB} \text{ increase} \\ \text{in FA, } V_{CB} \text{ +ve} \end{array} \right\}$$

$(V_{BC} \text{ -ve}) \Rightarrow$  reverse voltage between Base & Collector & increase.


if  $V_{CB}$  increase, EA width of depletion region  $\uparrow \Rightarrow$  less holes concentration in base & more packed electrons.





concentration continue to collector  $\Rightarrow$  increasing  $I_C$  & decreasing  $I_B$ , and  $\beta$  increases.

\* this change of Base width is called Base-width modulation.



\* All curves will meet at  $-V_A$  which is called Early Voltage.  $V_A$  is positive ~~50V~~  
 $50V \leq V_A \leq 300V$

\* For the ideal case slope = 0,  $V_A = \infty$


$$I_C = I_S e^{V_{BE}/V_T} \left( 1 + \frac{V_{CE}}{V_A} \right)$$

$$\frac{\Delta I_C}{\Delta I_B} = I_S e^{V_{BE}/V_T} \frac{1}{V_A} = \boxed{\frac{I_C}{I_B}} = \text{slope}$$


if  $r_o$  is the resistance  $r_o = \left( \frac{\Delta I_C}{\Delta V_{CE}} \right)^{-1} = \frac{V_A}{I_C}$

Break down for CE Configuration :-

$V_{BC} = -V_{ce}$ , Avalanche  
high reverse voltage  
between Collector Base



Break down is obtained  
at  $I_B = 0$



At higher  $I_B$  currents than  $i_{B0}$ , Break down  
occure at lower voltages

5.2 DC Analysis of Transistor Circuits :-

5.2.1 Common Emitter Circuit CE

\* Assume BJT in  
FA mode kind

$$I_B = \frac{V_{BB} - V_{BE}}{R_B}$$


$$V_{BE(ON)} = 0.7V$$

$$I_C = \beta I_B$$

$$V_{CE} = V_{CC} - I_C R_C \quad \text{if } V_{CE} > V_{BE} \text{ then assumption is correct}$$

$$V_{CE} > V_{BE}$$

$$V_{BC} = -V_{ce}$$






Power Dissipated in BJT :-

$$P_T = \underbrace{I_B}_{\text{Small}} V_{BE} + I_C V_{CE}$$

$$I_B \ll I_C \rightarrow V_{BE} < V_{CE}$$

for FA mode  $I_B V_{BE}$  can be ignored



find  $I_B, I_C, I_E, V_{CE}$   
and  $P_T$

$$\beta = 200$$

$$V_{BE(ON)} = 0.7V$$

$$I_B = \frac{4 - 0}{220K} = 15 \mu A$$

$$I_C = 200 \times 15 \mu A = 3 \text{ mA}$$

$$I_E = 201 \times 15 \mu A = 3.02 \text{ mA}$$


$$V_{CE} = 10 - (2K \times 3 \text{ mA}) = 4V$$

$$P_T = 15 \mu A (0.7V) + 3 \text{ mA} (4V) \approx 12 \text{ mW}$$

$$V_{BB} = 4 > V_{BE} \rightarrow (B-E) \text{ forward}$$

$$V_{CE} = 4 > V_{BE} \Rightarrow \text{FA mode}$$

## 5.2.2 Common Emitter characteristics and Collector Emitter Load Line with Q-point



$\Rightarrow$  to find the intersection of DCLL with  $I_c$  axis

$V_{CE} = 0$  in DCLL eq.

$$DCLL \text{ eq.} = V_{CE} = V_{CC} - I_c R_C$$

$$0 = V_{CC} - I_c R_C \Rightarrow I_c = \frac{V_{CC}}{R_C}$$

For example  $I_c = \frac{10}{2k} = 5mA$

$\Rightarrow$  to find the intersection between DCLL and  $V_{CE}$  axis,  $I_c = 0$  in DCLL eq.

$$V_{CE} = V_{CC} = 10V$$

\* For our example  $I_{BQ} = 15mA \Rightarrow$  Q point is at intersection between  $I_{BQ}$  & DC load line

\* Q point: Operation point  $\equiv$  point where  $I/V$  curve intersects with DCLL




\* If  $V_{BB} < V_{BE} \Rightarrow$  BJT off  $I_B = I_E = I_C = 0$   
 in this case  $V_{CE} = V_{CC} - I_C R_C = V_{CC} = 10V$

If Q point moves up DCH,  $I_B$  will increase and so will  $I_C$ . At some point  $I_C$  won't be able to increase more. This condition is called Saturation &  $V_{CE} = V_{CE(sat)}$  will be less than  $V_{BE}$ .

$V_{CE(sat)}$  ranges between 0.1V & 0.3V

$V_{CE} < V_{BE} \Rightarrow V_B > V_C$ ,  $V_{BE} \text{ +ve}$   
 For Saturation mode, both  $V_{BE}$  &  $V_{BC}$  are +ve

Examples  
 find Current & Voltage  
 $\beta = 100$ ,  $V_{BE(on)} = 0.7$   
 $V_{CE(sat)} = 0.2V$



$$I_B = \frac{8 - 0.7}{220K} = 33.2 \mu A$$

$$I_C = 100 \times 33.2 \mu A = 3.32 mA$$

$$V_{CE} = 10 - 3.32(4) = -3.28V < V_{BE(on)}$$

Assumption incorrect & BJT Saturation

Assumption

$$V_{CE} = V_{CE(sat)} = 0.2V$$

$$I_C = \frac{10 - 0.2}{R_C} = 2.45 mA \quad / \quad I_B (sat) = 33.2 \mu A$$

$$I_B (sat) = 33.2 \mu A$$

$$\beta(sat) = \frac{I_C}{I_B} = \frac{2.45 mA}{33.2 \mu A}$$

$$\beta = 74 < 100$$

$$I_C \neq \beta I_B \quad \& \quad I_C \neq (1+\beta)I_B$$

Forced  $\beta$   $I_C = I_C + I_B = 2.48 \text{ mA}$

$$\beta I = 2.45 \text{ mA} (0.2) + 33.2 \text{ mA} (0.7) = 0.511 \text{ mA}$$

~~Problem~~ Problem Solving techniques :-

Assume BJT FA.

$$V_{BE} = V_{BE(\text{on})} = 0.7 \text{ V}$$

~~Assume~~ 
$$\Rightarrow I_B, I_C = \beta I_B, V_{CE}$$

$V_{CE} > V_{BE}$  (FA)  $\Rightarrow$  BJT FA  $\Rightarrow$  (assumption)

If  $V_{CE} < V_{BE}$  or  $V_{CE} < 0 \Rightarrow$  then assume incorrect & Repeat for BJT in Sat.

$$V_{CE} = V_{CE}(\text{sat})$$

Transistor operation modes.


$$\rightarrow \text{off} : V_{BC} \underline{-ve}, V_{BE} \underline{-ve}$$

$$\rightarrow \text{FA} : V_{BC} \underline{-ve}, V_{BE} \underline{+ve}$$

$$\rightarrow \text{RA} : V_{BC} \underline{+ve}$$

collector acts ~~like~~ like an emitter & emitter acts like a collector

$$\rightarrow \text{Sat} : V_{BC} \underline{+ve}, V_{BE} \underline{+ve}$$





32.4.


ex

$B = 75$

$V_{BE(ON)} = 0.7V$

find  $I_C, I_B, I_E$  $V_{CE}, DCLL$ 

slope



① Assume FA mode

$V_{BE(ON)} = 0.7$

$$I_E = (1 + \beta) I_B$$

$$-V_{BB} + V_{BE(ON)} + (1 + \beta) I_B R_E + V = 0$$

$$I_B = \frac{V_{BB} - V_{BE(ON)} - V}{R_B + (1 + \beta) R_E} = \frac{1 - 0.7 + 1.8}{560K + 76(3K)} = 2.66 \mu A$$

$$I_Q = I_C = 75 \times 2.66 \mu A = 0.2 \text{ mA}$$

$$I_E = 76 \times 2.66 \mu A = 0.203 \text{ mA}$$

$$V_{CEQ} = V_{CE} = V^+ - I_C R_C - I_E R_E - V$$


$$= 1.8 - 0.2 \text{ mA} (7K) - 0.203 \text{ mA} (3K) + 1.8$$

$$= 1.59V > V_{BE(ON)} \Rightarrow \text{Assume Current}$$

← BJT is forward Active (FA) mode

Dcb eq =

$$V_{CE} = V^+ - V^- - I_C \left[ R_C + \frac{B+1}{B} R_E \right] = 3.6 - I_C \left[ 7k - \frac{7k}{15} (1k) \right]$$



$$\text{* at } V_{CE} = 0 \Rightarrow I_C = \frac{3.6}{7k + 3k \frac{7k}{15}} = 0.359 \text{ mA}$$

\* at  $I_C = 0$ 

$$V_{CE} = 3.6 \text{ V}$$

$$\Rightarrow \text{slope} = \frac{\partial I_C}{\partial V_{CE}}$$

$$I_C = \frac{V^+ - V^- - V_{CE}}{R_C + \frac{B+1}{B} R_E} = \frac{-1}{R_C + \frac{B+1}{B} R_E} = \frac{-1}{10.04 \text{ k}}$$

$$\text{if } B \gg 1 \text{ slope} = \frac{-1}{R_C + R_E} = \frac{-1}{10 \text{ k}}$$




5.37

pnp common Base?

find  $I_C, I_E, V_{BC}, V_{EC}$   $V_{EB(on)} = 0.7V$

$\alpha = 0.9920$



$$\Rightarrow -V_{EE} + I_E R_E + V_{EB} = 0$$

$$I_E = \frac{V_{EE} - V_{EB}}{R_E} = \frac{9 - 0.7}{4k} = 2.075 \text{ mA}$$

$$\Rightarrow I_C = \alpha I_E = 0.992 \times 2.075 \text{ mA} = 2.058 \text{ mA}$$



$$\Rightarrow V_{BC} + I_C R_C - V_{CE} = 0$$

$$V_{BC} = V_{CC} - I_C R_C = 9 - 2.058(2.2) = 4.472V$$

$$V_{CB} = -4.472V$$


$$\Rightarrow -V_{EE} + I_E R_E + V_{EC} + I_C R_C - V_{CC} = 0$$

$$V_{EC} = V_{EE} + V_{CC} - I_C R_C - I_E R_E = 5.177V \quad V_{EB(on)}$$

$$\alpha = \frac{\beta}{\beta + 1} \Rightarrow \beta = \frac{\alpha}{1 - \alpha}$$

2.075 mA  
 2.058 mA  
 5.177V  
 4.472V  
 4.472V

### 5.4 Bipolar Transistor Biasing




$C_c$ : Coupling Capacitor

for DC analysis  $f = 0$

$$X_c = \frac{1}{\omega C} = \frac{1}{2\pi f C} = \infty$$

$\Rightarrow$  open for DC analysis



Ex 5.14 :- Design a single - Base resistor npn ckt


$V_{CC} = 12V$ ,  $I_{CQ} = 1mA$ ,  $V_{CEQ} = 6V$ ,  $\beta = 100$  ←

$V_{BE(on)} = 0.7V$

$\beta = 50$  ←

$R_B = ??$ ,  $R_C = ??$

$\beta = 150$  ←



$$I_{BQ} = \frac{I_C}{\beta} = \frac{1m}{100} = 10\mu A$$

$$I_C = \frac{V_{CC} - V_{CEQ}}{R_C} = \frac{12 - 6}{1mA} = 6 \Rightarrow R_C = 6k\Omega$$

$$R_B = \frac{V_{CC} - V_{BE(on)}}{I_{BQ}} = \frac{12 - 0.7}{10\mu A} = 1.13M\Omega$$





For  $R_C$  &  $R_B$  find  $V_{CEQ}$ ,  $I_{CQ}$ ,  $I_{BQ}$ , for  
 $\beta = 50, 100, 150$

$$I_{BQ} = \frac{V_{CC} - V_{BE}}{R_B} = 10 \mu A$$

$$I_{CQ} = \beta I_{BQ}$$

$$V_{CEQ} = V_{CC} - I_{CQ} R_C$$

$$V_{CE} = V_{CC} - I_C R_C$$





$\beta$	50	100	150
$I_B$	10 $\mu A$	10 $\mu A$	10 $\mu A$
$I_C$	0.5 m	1 m	1.5 m
$V_{CE}$	9	6	3

5.4.2

Voltage Divider Biasing & Bias stability?


⇒ Instead of using a single  $R_B$ ,  $R_B$  is replaced with two resistors ( $R_1, R_2$ ) & Resistor  $R_E$  is connected to the emitter





$$R_{th} = R_1 // R_2 = \frac{R_1 R_2}{R_1 + R_2}$$

$$V_{th} = V_{cc} \frac{R_2}{R_1 + R_2}$$



$$-V_{th} + I_B R_{th} + V_{BE} (on) + I_C R_E = 0$$

$$I_C = (1 + \beta) I_B$$

$$I_B = \frac{V_{th} - V_{BE} (on)}{R_{th} + R_E (1 + \beta)}$$

$$\rightarrow I_C = \beta I_B = \beta \left( \frac{V_{th} - V_{BE} (on)}{R_{th} + R_E (1 + \beta)} \right)$$

$$-V_{cc} + I_C R_C + V_{CE} + I_E R_E = 0$$

$$I_E = \frac{\beta + 1}{\beta} I_C$$

$$V_{CE} = V_{cc} - I_C \left( R_C + R_E \frac{\beta + 1}{\beta} \right)$$

Ex

find  $I_B$ ,  $I_C$ ,  $V_{CE}$  given that  $V_{CC} = 10V$   
 $R_C = 2k$ ,  $R_E = 0.4k$ ,  $R_1 = 56k$ ,  $R_2 = 12.2k$   
 $V_{BE(Con)} = 0.7V$ ,  $\beta = 100$   
 when Done repeat for  $\beta = 50$ ,  $\beta = 150$

$$R_{Th} = \frac{56k \times 12.2k}{56k + 12.2k} = 10k \Omega$$

$$V_{Th} = 10 \times \frac{12.2k}{56k + 12.2k} = 1.79V$$


$$I_B = \frac{1.79 - 0.7}{10k + 101(0.4k)} = 21.6 \mu A$$

$$I_C = \beta \times 21.6 \mu A = 2.16 mA$$

$$I_E = 101 \times 21.6 \mu A = 2.18 mA$$

$$V_{CEQ} = 10 - 2k(2.16 mA) - 0.4k(2.18 mA) = 4.81V$$

$\beta$	50	100	150
$I_D$	35.9 $\mu A$	21.6 $\mu A$	15.5 $\mu A$
$I_C$	1.8 mA	2.16 mA	2.32 mA
$V_{CE}$	5.17V	4.91V	4.4V





Design requirement of stability

$$R_{th} \ll (1 + \beta) R_E \Rightarrow \beta \gg 1$$

$$I_{CQ} = \frac{V_{th} - V_{BE}}{R_E} \text{ independent of } \beta$$

but  $R_{th}$  can't be too small, because  $R_1$  &  $R_2$  will be too small too  $\Rightarrow$  power dissipation in  $R_1$  &  $R_2$  will be too high  
 $\Rightarrow$  a general rule for bias stability was developed:  $R_{th} = 0.1 (\beta + 1) R_E$

eg

$$V_{CEQ} = 3V$$


$$V_{BE(ON)} = 0.7V$$

$$\beta = 120$$

$$60 \leq \beta \leq 180$$

$$R_1, R_2 = ??$$

for stability




$$V_{th} = V_{CC} \frac{R_2}{R_1 + R_2}$$

$$R_{th} = R_1 \parallel R_2$$

$$R_{th} \leq 0.1 (\beta + 1) R_E$$

$$\leq 0.1 (121) 0.51K$$

$$= 6.17K$$



$$(\beta + 1) I_B$$

$$V_{th} = I_B R_{th} + V_{BE(ON)} + I_E R_E$$

$$\bar{I}_E \approx \bar{I}_C$$

$$\bar{I}_C = \frac{V_{CC} - V_{CE}}{R_C + R_E} = \frac{5 - 3}{1.51k} = 1.32 \text{ mA}$$

$$\bar{I}_{BQ} = \frac{\bar{I}_C}{\beta} = \frac{1.32 \text{ mA}}{120} = 11 \mu\text{A}$$

$$V_{th} = 11 \mu\text{A}(6.17k) + 0.7 + 121(0.51k)(11 \mu\text{A}) \\ = 1.447 \text{ V}$$

$$1.447 = 5 \frac{R_2}{R_1 + R_2} \quad \textcircled{1} \text{ Solve for}$$

$$R_1 = 21.3k$$

$$6.17k = \frac{R_1 R_2}{R_1 + R_2} \quad \textcircled{2} \quad R_2 = 8.69k$$

check

for  $\beta = 60$   
120  
180 $\bar{I}_B$  in stock

$$R_1 = 20k$$

$$R_2 = 8.2k$$

$$R_{th} = \frac{20k \times 8.2k}{20k + 8.2k} = 5.82k \Omega$$

$$V_{th} = \frac{8.2k \times 5}{8.2k + 20k} = 1.454 \text{ V}$$

$$\bar{I}_B = \frac{1.454 - 0.7}{5.82k + (1+\beta)(0.51k)}$$

$$\bar{I}_{CQ} = \bar{I}_B \times \beta$$

$$V_{CEQ} = V_{CC} - \bar{I}_C(1k) - \frac{(1+\beta)}{\beta} \bar{I}_C(0.51k)$$

$\beta$	60	120	180
$I_{BQ}$	20.4 $\mu$ A	11.2 $\mu$ A	7.68 $\mu$ A
$I_{CQ}$	1.23 mA	1.34 mA	1.38 mA
$V_{CE}$	3.13 V	2.97 V	2.91 V


Q-point are close for different value of  $\beta$   
 ALSO  $R_1, R_2$  are not very small  
 $\Rightarrow$  power dissipation not too high

Note 2  $R_E$  also reduces temperature effects

مثال  
 5.2.4  
 حل المسألة

Ex: 5.10

Find currents  $V_{CE}$   
 and  $I_{CBL}$  eq



$$V_{BE(ON)} = 0.7V$$

$$\beta = 100$$

$$I_B = \frac{-V_{BE(ON)}}{R_B + (1+\beta)R_E} = 8.35 \mu A$$

$$I_C = 100 \times 8.35 = 0.835 \text{ mA}$$

$$I_E = 101 \times 8.35 = 0.843 \text{ mA}$$

$\Rightarrow$  at  $V_C$  node Voltage:

$$I_1 = I_C + I_L$$

$$\frac{V^+ - V_C}{R_C} = 0.835 \text{ mA} + \frac{V_C}{R_L}$$



Solve for  $V_c$

$$V_c = V_o = 7.91V$$

$$I_c = \frac{12 - 7.91}{5k} = 1.62mA$$

$$I_e = \frac{7.91}{5k} = 0.782mA$$

$$V_{ce} = V_c - I_e R_E - V$$

$$= 7.91 - 0.782m(5k) + 5$$

$$= 4.7V$$



→  $V_{th}$

$$V_{th} = V_{cc} \frac{R_B}{R_B + R_C} = \frac{12(5k)}{10k} = 6V$$

$$R_{th} = R_B || R_C = 2.5k \Omega$$

$$V_{CE} = V_{th} - R_{th} I_c - I_e R_E - V$$


$$\Rightarrow V_{CE} = 11 - I_c \left( 2.5k + 5k \left( \frac{\beta + 1}{\beta} \right) \right)$$



$$\text{Slope } s = \frac{-1}{R_{th} + \frac{B+1}{\beta} R_E} \approx \frac{-1}{R_{th} + R_E}$$

5.5 Multistage Circuits :-

Cascad :- off of stage 1 is input to stage two



Ex) find currents & voltage at each node and  $V_{EC}$  &  $V_{CE}$


$V_{BE(ON)} = 0.7V$  /  $\beta = 100$  /  $V_{EB(ON)} = 0.7V$

$$V_{th} = \frac{5 R_2}{R_1 + R_2} - \frac{5 R_1}{R_1 + R_2} = 1.67V$$

$$R_{th} = R_1 || R_2 = 33.3K \Omega$$

$$I_{B1} = \frac{V_{th} - V_{BE(ON)} + 5}{R_{th} + R_E(B+1)}$$

$$= \frac{-1.67 - 0.7 + 5}{33.3K + 2k(101)} = 11.2 \mu A$$



$I_{E1} = 1.13 A$  ,  $I_{C1} = 1.12 mA$

$I_{E1} = I_{C1} + I_{B2} \rightarrow \text{---}$

$I_{E1} = \frac{5 - V_{CE1}}{R_{E1}} = \frac{5 - V_{CE1}}{5K}$

$I_{B2} = I_{C1} / (B+1)$

$I_{E2} = \frac{5 - V_{EB(ON)} - V_{CE1}}{R_{E2}}$

$I_{B2} = \frac{5 - 0.7 - V_{CE1}}{(B+1)(2K)} \rightarrow \text{---}$

No.

$$\Rightarrow \frac{5 - V_{C1}}{5k} = 1.12 \text{ mA} \rightarrow \frac{5 - 0.7 - V_{C1}}{(101)(2k)} \quad \text{Solve for } V_{C1}$$

$$V_{C1} = 0.482 \text{ V}$$

$$I_1 = \frac{5 + 0.482}{5k} = 1.096 \text{ mA}$$

$$I_{E2} = \frac{5 - 0.7 + 0.482}{2k} = 2.39 \text{ mA}$$

$$I_{B2} = \frac{2.39 \text{ mA}}{101} = 23.2 \mu\text{A}$$

$$I_{C2} = \frac{100}{101} (2.39 \text{ mA}) = 2.37 \text{ mA}$$

$$V_{E1} = I_{E1} R_{E1} - 5 = -2.74 \text{ V}$$

$$V_{CE1} = V_{C1} - V_{E1} = -0.482 + 2.74 = 2.26 \text{ V}$$

$$V_{E2} = 5 - I_{E2} R_{E2} = 0.218 \text{ V}$$

$$V_{C2} = R_{C2} \times I_{C2} - 5 = -1.45 \text{ V}$$

$$V_{EC2} = V_{E2} - V_{C2} = 1.67 \text{ V}$$

Cascode configuration:-

Compare to a single stage ckt high input impedance  
high o/p impedance high  $\beta$ .

o/p of CE applied at input of CB ckt




ca 520

## Design Design

$$V_{CE_1} = V_{CE_2} = 2.5V$$

$$I_{C_1} = I_{C_2} = 1mA$$

$$I_{R_1} = I_{R_2} = I_{R_3} = 0.1mA$$



$$R_T = R_1 + R_2 + R_3$$

$$R_T = \frac{V^+}{I_{R_1}} = \frac{9}{0.1m} = 90K \Omega$$

$$\Rightarrow V_{B_1} = V_{RE} + V_{BE_1} (\text{on}) = 0.7 + 0.7 = 1.4V$$

$$\Rightarrow V_{B_2} = V_{RC} + V_{CE_1} + V_{BE_2} = 0.7 + 0.7 + 2.5 = 3.9V$$

$$\Rightarrow R_2 = \frac{V_{B_2} - V_{B_1}}{0.1m} = \frac{3.9 - 1.4}{0.1m} = 25K \Omega$$

$$\Rightarrow R_1 = R_T - R_2 - R_3 = 51K \Omega$$



$$R_E = \frac{V_{RE}}{I_{E_1}} = \frac{0.7}{1m} = 0.7K \Omega$$

$$V_{C_2} = 2V_{CE} + V_{RE} = 2 \cdot 2.5 + 0.7 = 5.7V$$

$$R_C = \frac{9 - V_{C_2}}{I_{C_2}} = \frac{9 - 5.7}{1m} = 3.3K \Omega$$

MOSFET :-

N-channel MOSFET  
≡ NMOS



⇒ ~~MOSFET~~ MOSFET has three terminals

Source, Gate, Drain  
S, G, D

\* Drain Gate is isolated from source and Drain by oxide layer ⇒  $I_G = 0$

\* The space between Drain and source is called channel.

\* ~~There~~ There are two types of MOSFETs:-

① → Depletion :- has a physical channel between source and drain. A small voltage on Drain will cause current to flow in channel. Even if voltage between Gate and Source is zero ( $V_{GS} = 0$ )

⇒ the transistor is considered normally on

(2) ⇒ Enhancement; A channel is induced between Drain and Source once  $V_{GS}$  is higher than a voltage called Threshold Voltage  $V_{TH}$

→ Both Enhancement & Depletion MOSFETs come in two types.

(a) N-channel MOSFET (NMOS), where electrons are carriers

(b) p-channel MOSFET (PMOS) where holes are the carriers



\* For Enhancement MOSFETS :-

$V_{TH}$  is +ve for NMOS


$V_{TH}$  is -ve for PMOS

Symbols for ENMOS & DNMOS


E-NMOS ←



E-PMOS



D-PMOS





Enhancement  
clamping  
multiplexer

No. BJT (no multistage)

indicates

The  $\odot$  Direction of the arrow indicates the direction of  $I_D$ .


\* Since  $I_G = 0$ ,  $I_D = I_S$

⇒ operation of Enhancement mosfet :-

if  $V_{GS} > V_{TH}$ , a channel is created between source & Drain once  $V_{DS}$  is applied electrons will move from Source to Drain ⇒  $I_D$  will be from D to S.

⇒ Ideal current voltage characteristics is  $I_D^2$

$I_D$  vs  $V_{DS}$  for different values of  $V_{GS}$



$$V_{DS(sat)} = V_{GS} - V_{TH}$$

①  $V_{GS} < V_{TH}$ , NMOS is off  
 $I_D = 0$

②  $V_{GS} > V_{TH}$ ,  $V_{DS} < V_{DS(sat)}$

NMOS is linear (active, non-saturating region)

⇒ when linear, NMOS is used as a resistance

$$\Rightarrow I_D = K_n [2(V_{GS} - V_{TN})V_{DS} - V_{DS}^2] \rightarrow ①$$

$K_n$ : Conduction parameter

$$K_n = \mu C_{ox} \frac{W}{L}$$

$\mu$  → width of gate  
 $L$  → length of gate

$A/V^2$  type

Mobility

Capacitance of oxide layer per unit area

③  $V_{GS} > V_{TH}$ ,  $V_{DS} > V_{DS(sat)}$   $\Rightarrow$  NMOS is in saturation region And can be used as Amplifier.

$$\Rightarrow I_D = K_n (V_{GS} - V_{TH})^2 \rightarrow (2)$$

$\Rightarrow$  Ideally,  $I_D$  is not a function of  $V_{DS}$  in Sat mode.

### Analysis Techniques :-

① Assume MOSFET in Saturation region  $\Rightarrow$  use eq (2)

② Perform Analysis :-  $I_D$ ,  $V_{GS}$ ,  $V_{DS}$ ,  $V_{DS(sat)}$

$\rightarrow$  if  $V_{DS} > V_{DS(sat)}$ , then NMOS in Sat region and circuit analysis.

$\rightarrow$  if  $V_{DS} < V_{DS(sat)}$ , then NMOS in active region repeat for  $I_D$  (lin) using eq (1) & recalculate  $I_D$ ,  $V_{GS}$ ,  $V_{DS}$

examples :-

$$V_{TH} = 1V, K_n = 0.1 \text{ mA/V}^2, +5V$$


① find  $V_{GS}$ ,  $I_D$ ,  $V_{DS}$  (P)

② Draw the DCLL

$$V_S = 0$$

$$V_G = \frac{5 \times 20}{20 + 50} = 2V$$

$$V_{GS} = V_G - V_S = 2V$$



Assume Sat.

$$I_D = K_n (V_{GS} - V_{TH})^2$$

$$= 0.1 \text{ m} (2-1)$$

$$= 0.1 \text{ mA}$$

$$\Rightarrow V_{DS} = 5 - I_D R_D = 5 - 0.1 \text{ mA} \cdot 20 \text{ k} \\ = 3 \text{ V}$$

$$V_{DS} (\text{sat}) = V_{GS} - V_{TH} = 2 - 1 = 1 \text{ V}$$

$$V_{DS} > V_{DS} (\text{sat})$$


$3 > 1 \Rightarrow$  Assume correct

$$P_D = I_D V_{DS} = 0.1 \text{ mA} \cdot 3 = 0.3 \text{ mW}$$

$$\Rightarrow V_{DS} = 5 - I_D R_D$$

$$\text{at } V_{DS} = 0, I_D = \frac{5}{R_D} = \frac{5}{20 \text{ k}} = 0.25 \text{ mA}$$

$$\text{at } I_D = 0 \Rightarrow V_{DS} = 5 \text{ V}$$





Ex

$$V_{TN} = 1V, K_n = 0.25 \text{ mA/V}^2$$

① find  $V_{GS}, I_D, V_{DS}, V_S, V_D, P_D$

② Draw DC load line & show Q-point


Assume sat:

$$\textcircled{1} V_{GS} = 0, \text{ since } I_{GS} = 0$$

$$V_S = I_D R = 5K(I_D) - 6$$

$$V_{GS} = 0 - [5K(I_D) - 6]$$

$$I_D = \frac{6 - V_{GS}}{5K} \rightarrow \textcircled{1}$$



$$I_D = K_n (V_{GS} - V_{TN})^2$$

$$= 0.25 (V_{GS} - 1)^2 \rightarrow \textcircled{2}$$

$$\text{eq } \textcircled{1} = \text{eq } \textcircled{2} \Rightarrow \frac{6 - V_{GS}}{5K} = 0.25 (V_{GS} - 1)^2$$

$$\Rightarrow 1.25 V_{GS}^2 - 1.5 V_{GS} - 4.75 = 0$$

$$V_{GS} = -1.44V \quad \times$$

$$V_{GS} = 2.64V \quad \text{Since +ve \& bigger than } V_{TN}$$

find  $I_D$  from eq  $\textcircled{1}$  or  $\textcircled{2}$

$$I_D = \frac{6 - 2.64}{5} = 0.672 \text{ mA}$$

$$V_S = 5K(0.672 \text{ mA}) - 6 = -2.64V = -V_{GS}$$

$$V_D = 6 - I_D R_1 = 6 - 0.672 \text{ mA}(7K) = 1.296V$$

$$V_{DS} = V_D - V_S = 1.296 + 2.64 = 3.936V$$

$$\text{or } V_{DS} = 6 + 6 - I_D(R_1 + R)$$

$$V_{DS}(\text{sat}) = V_{GS} - V_{TN} = 2.64 - 1 = 1.64V$$

$V_{DS} > V_{DS}(\text{sat}) \Rightarrow$  in saturation mode


⇒ ~~Load~~ DC Load:

$$-6 + I_D R_D + V_{DS} + I_D R_S - 6 = 0$$

$$V_{DS} = 12 - I_D (R_D + R_S)$$

$$V_{DS} = 12 - 12k I_D$$

$$\text{Slope} = \frac{-1}{12k} = -\frac{1}{R_D + R_S}$$



∴  $P_{Diss} \Rightarrow$  power dissipated in MOSFET  $\approx P_{DS} = I_D V_{DS}$

Example?

$$V_{IN} = 2V, K_n = 0.5mA/V^2$$

find  $V_{GS}, I_D, V_{DS}, V_D, V_S, P_D$


Assume Saturated

$$V_{GS} = \frac{60k}{100k} \cdot 6 - \frac{60k}{100k} = 1.2V$$

$$V_{GS} = V_{GS} - V_S$$

~~$$V_S = 1.2 - (0.5k) I_D$$~~

$$V_{GS} = 1.2 - V_S$$



$$V_s = (0.5k)I_D - 6$$

$$V_{GS} = -1.2 + 6 - (0.5k)I_D$$

$$V_{GS} = 4.8 - (0.5k)I_D$$

$$I_D = \frac{4.8 - V_{GS}}{0.5k} \rightarrow \textcircled{1}$$

$$I_D = k_n (V_{GS} - V_{TN})^2$$

$$= 0.5m (V_{GS} - 2)^2 \rightarrow \textcircled{2}$$

$$\text{eq } \textcircled{1} = \text{eq } \textcircled{2}$$

$$\frac{4.8 - V_{GS}}{0.5k} = 0.5m (V_{GS} - 2)^2$$

$$0.5V_{GS}^2 - 7.6 = 0 \Rightarrow V_{GS} = 7.9V$$

$$I_D = \frac{4.8 - 7.9}{0.5k} = 1.8mA$$

$$V_{DS} = 6 + 6 - I_D (1.5k + 0.5k)$$

$$= 8.4V$$

$$V_{DS}(\text{sat}) = V_{GS} - V_T$$

$$= 7.9 - 2 = 1.9V$$

$$V_{DS} > V_{DS}(\text{sat}) \Rightarrow \text{Sat}$$

$$V_D = 6 - I_D (1.5k) = 3.1V$$

$$V_s = V_D - V_{DS} = 3.1 - 8.4 = -5.1V$$

$$\Rightarrow \text{or } V_s = I_D R_D - 6$$

$$P_D = I_D V_{DS} = 1.8m (8.4) = 15.12mW$$



KVL output

$$-6 + I_D(R_D) + V_{DS} + I_D R_s - 6 = 0$$

$$V_{DS} = 12 - I_D(R_D + R_s)$$

$$\text{at } I_D = 0, V_{DS} = 12$$


$$\text{at } V_{DS} = 0, I_D = 6m$$





Problem 7.27 :-

$$V_{TN} = 0.8V, K_n = 0.25 \text{ mA/V}^2$$



Find Q point and DCU

Assume Saturation

$$V_{GS} = V_{DD} = 4V, V_S = 0$$

$$V_{GS} = 4 - 0 = 4V$$

$$I_D = k (V_{GS} - V_{TN})^2 = 0.25 \text{ m} (4 - 0.8)^2$$

$$= 2.56 \text{ mA}$$

⇒

$$V_{DS} = V_{DD} - I_D R_D = 4 - 2.56 \text{ m} (1K) = 1.44V$$

$$V_{DS}(\text{sat}) = V_{GS} - V_{TN} = 4 - 0.8 = 3.2V$$

$V_{DS}(\text{sat}) > V_{DS} \Rightarrow$  non-saturating (Lin)

repeat

$$I_D(\text{lin}) = K_n [2(V_{GS} - V_{TN})V_{DS} - V_{DS}^2]$$

$$= 0.25 \text{ m} (2(4 - 0.8)V_{DS} - V_{DS}^2) \rightarrow \textcircled{1}$$

$$\text{Also } I_D = \frac{V_{DD} - V_{DS}}{R_L} = \frac{4 - V_{DS}}{1K} \rightarrow \textcircled{2}$$

eq ① = eq ② Solve for  $V_{DS}$

$$V_{DS} = 1.88V \checkmark$$

$$I_D = \frac{4 - 1.88}{1K} = 2.12 \text{ mA}$$


3.38 problem

No. \_\_\_\_\_


$$V_{DS} = V_{DD} - I_D R_D = 4 - 1K(I_D)$$

at  $I_D = 0$ ,  $V_{DS} = 4$

at  $V_{DS} = 0$ ,  $I_D = 4m$



3.14 P-channel Enhancement MosFET (PMOS)



$I_D$  move from S to D.

For PMOS to conduct  $V_{SG} > -V_{TP}$

$V_{TP}$  -ve value

operation modes :-

①  $V_{SG} < -V_{TP}$  PMOS off  $I_{DP} = 0$

②  $V_{SG} > -V_{TP}$  ~~PMOS~~,  $V_{SD} < V_{SD}(sat)$

PMOS Lin.


$$I_{DP} (Lin) = K_p [2 (V_{SG} + V_{TP}) V_{SD} - V_{SD}^2]$$

No.

$$\textcircled{2} \quad V_{SG1} > -V_{TP}, \quad V_{SD} > V_{SD}(sat)$$

PMOS Sat

$$I_{DD}(sat) = k_p (V_{SG1} + V_{TP})^2$$



" هذا عمل بشري وقد يتغير بعوان ونظراً "

❖ دعواتكم ❖

Basel f A/ham