


CH.1: Semiconductor Materials and Diodes

Introduction: Most electronic devices are fabricated using Semic. materials along with conductors and Insulators. Silicon is the most Common Semic. material used for electronic devices and Integrated ccts. fabrication, due to its novel characteristics compared to other Semic. materials.



* However, all materials consist of Atoms and any Atom contains nucleus which have positive charge Protons and neutral neutrons. The Atom also has electrons distributed in orbits at different distance from the nucleus. Electrons at the outermost orbit are called Valence electrons


Materials in the periodic table are classified according to the No of electrons in the external orbit. For exA. Silicon From group 4, has 4e in ext-orbit

* In general, in any Atom, electrons can be in one of the two-band: Valence band and Conduction band as Shown in the energy band diagram

Shown in Fig.1: where:

E_v : The Max. energy of the Valance band

E_c : The minimum energy of Conduction band.



Eg: "bandgap energy": The minimum energy required by electron in valance band to break the bond and move to conduction band. The relation between these levels are: $E_c = E_v + E_g$ (eV).

* In "Forbidden bandgap" there is No electrons.

* classification of materials

Materials are classified into:

1) Conductors: they are characterized by:

- Very large of free electrons in conduction band.
- Very low resistivity ρ ($\Omega \cdot \text{cm}$) and very high conductivity ($\sigma = \frac{1}{\rho}$) ($\Omega \cdot \text{cm}$)⁻¹. For Copper $\rho_{\text{Cu}} = 10^{-6} \Omega \cdot \text{cm}$
- No bandgap energy ($E_g = 0$). In conductors V.B & C.B are overlapped.

2) Insulators: The main c/cs. are: "c/cs: characteristics"

- No electrons in conduction band (at Room Temp).
- Very high resistivity & very low conductivity.
" For mica $\rho_{\text{mica}} = 10^{12} \Omega \cdot \text{cm}$ (at Room Temp).
- E_g is in the range (3 \rightarrow 6) eV.

3) Semiconductors: The main c/cs. are:

- group 4 materials: (have 4 electrons in ~~V.B~~ external orbit.

b) Resistivity and conductivity levels are between conductors & Insulator levels. At Room Temp.


$$\rho_{\text{Si}} = 5 \times 10^4 \Omega \cdot \text{cm}, \rho_{\text{Ge}} = 50 \Omega \cdot \text{cm}.$$

c) The bandgap energy E_g , are Around 1 eV

$$E_{g\text{Si}} = 1.12 \text{ eV}, E_{g\text{Ge}} = 0.66 \text{ eV}, E_{g(\text{GaAs})} = 1.42 \text{ eV}$$

d) The electrical characteristics of Semic. materials can be greatly changed by "doping" adding atoms from other groups to Semiconductors, mainly adjacent group "3 or 5", resulting in "producing" new Semic. material called "Dopped Semic" or "Extrinsic Semic."

Semiconductors



Intrinsic Semiconductors

Pure Semic. material "without any impurities", They can be elemental Semic. - such as Silicon Si or Ge or Compound Semic. - such as GaAs (group 3 & 5).

For example Silicon: The two-dimensional represent. of Si-crystal is shown in Fig. 2

pure Si Crystal

- a) At $T = 0\text{K}$ (Kelven) all valence electrons are in valence energy band.
- b) For $T > 0\text{K}$, valence electrons may gain enough thermal energy, break covalent bond and move away




Fig. 2

"Silicon Crystal" from original position. Any electron gain minimum energy " E_g " move to conduction band and called free electron. flow of these electrons in C.B generates Current

Any electron moves. leaves an empty space with +ve charge called "hole". the electron with a certain level and adjacent to empty space may move into that position as shown in Fig. 3. This appear as if a +ve charge is moving. The movement of electrons and holes in the Semiconductor is the Current.

"Movement of e & hole"

The Concentration of electrons and holes (#/cm³) is a very important parameters of a Semic. material because it is directly influences the magnitude of Current.




Fig. 3

movement of Holes

At a certain temp. the Concent. of electron & hole in an intrinsic Semic. is called "Intrinsic Carrier Concentration" and is given by:

$$n_i = B \cdot T^{3/2} \cdot e^{\frac{-E_g}{2kT}} \quad (\#/cm^3) \quad \text{where:}$$

B: a coefficient related to Semic. material (cm⁻³ T^{-3/2})

T: Temp. in K (Kelven).

E_g: bandgap energy (eV)

k: Boltzmann's Constant (86 × 10⁻⁶ eV/K).

EXAMPLES: Calculate intrinsic Carrier Concent. for Si at T = 300 K. Given: E_{gsi} = 1.1 eV, k = 86 × 10⁻⁶, B_{si} = 5.23 × 10¹⁵

$$n_i = 5.23 \times 10^{15} \cdot (300)^{3/2} \cdot e^{\frac{-1.1}{2 \times 86 \times 10^{-6} \times 300}} = 1.5 \times 10^{10} / cm^3$$

This No: represent concent. of electrons & holes
 It seems large but it is low compared to
 No of Silicon atoms in cm^3 of pure Silicon
 which is $[5 \times 10^{22} \text{ Atom}/\text{cm}^3]$. To increase electrons
 and hole concentration and enable large current
 to flow in Semic, we have to add controlled
 amounts of certain impurities. (Atoms from
 adjacent group of Semic). mainly group three or
group five) and produce doped Semic or
Extrinsic Semiconductor.

Extrinsic Semiconductor

"Pure Semic + impurities"

1) n-type Semiconductor: "pure Semic + group V (Five) Atom"

a) pure Semic + group Five Atoms such as phosphorus.

b) Contain an excess No. of electrons.


c) It is electrically neutral.

d) The phosphorus atom is called Donor Atom.

e) The process is called Doping.

f) The concentration of phosphorus Atom (N_d) is the
 doping level.

g) the letter (n) refers to
 negative charge of electron.




which are the majority Carriers. n-type
 in n-type material.

h) The majority Carriers are Electrons and
 minority Carriers are Holes

2) P-type Semiconductor

- a) Pure Semic + group 3 Atoms
- b) Contain an excess No of holes
- c) It is electrically neutral
- d) The group 3 Atom (Such as "BORON") is called Acceptor Atom.



e) The concentration of BORON Atom is the doping level (N_a).

f) The letter p- refers to positive charge of holes which are the majority carriers

g) The majority carriers are "Holes" and the minority carriers are "Electrons"

"The doping process, which allows to control electrons and holes concentration in extrinsic semiconductor, determine the conductivity and current in the semiconductor."

"Electrons and Hole concentration in extrin. Semic"

The fundamental relationship between electron and hole concent. at thermal equilibrium is

given by: $n_0 \cdot p_0 = n_i^2$

n_0 : T.E concent. of electron.

p_0 : T.E " = Hole

n_i : Intrinsic Carrier Concent.

i) For n-type: $N_d \gg n_i$ ($N_d > 10^{14}$), $n_i = 1.5 \times 10^{10}$
 $n_0 \approx N_d$, $p_0 = \frac{n_i^2}{N_d}$

2) For P-Type: $N_A > n_i$ So: (7)

$P_0 \approx N_A$ and $n_0 = \frac{n_i^2}{N_A}$

EXA: Calculate thermal ^{Na} electron and hole concentration for a Silicon (at $T = 300K$) doped with a phosphore at a concentration of $N_d = 10^{16} \text{ cm}^{-3}$. Given $n_i = 1.5 \times 10^{10} \text{ cm}^{-3}$.

* The resulting material is n-type Semicon. electron concentration $n_0 \approx N_d = 10^{16} \text{ cm}^{-3}$
 Hole $\Rightarrow P_0 = (n_i^2 / N_d) = \frac{(1.5 \times 10^{10})^2}{10^{16}}$
 $P_0 = 2.25 \times 10^4 \text{ cm}^{-3}$

* Recalculate minority & majority carrier concentration. If the Silicon is doped with Boron at a concentration of $10^{17} / \text{cm}^3$. What is the resulted material?


→ The resulted material is P-Type material. majority carriers are Holes, hole concentration $\approx N_A = 10^{17} / \text{cm}^3$. minority \hookrightarrow are Electrons, electron concentration = $\frac{n_i^2}{N_A}$
 $\therefore e^- \text{ concentration} = (1.5 \times 10^{10})^2 / 10^{17} = 2.25 \times 10^3 \text{ cm}^{-3}$

Currents in Semiconductors

Current in Semicon. is the flow of carriers (electrons & hole) in the Semicon. There are two types of Current.

1) Drift Current density: movement of carriers caused by an electric field. where this field will produce an ~~at~~ force, which will cause a movement of carriers. For n-type

shown: electrons move opposite to E-Field, J_n is opposite to electron movement.



* because e-charge is -ve it move opposite to E-Field

The Conventional direction of drift Current density is opposite to electron movement!!!*

The drift Current density carried by electron is:

$$J_n = e \cdot n \cdot \mu_n \cdot E \text{ (A/cm}^2\text{)}$$

e: electron charge. (Coulomb → A/s)

n: electron concentration (#/cm³)

μ_n: electron mobility (cm²/V.s), E → Electric field (V/cm)


"mobility is a parameter indicating how well carriers can move in a Semic. For Silicon μ_n = 1350 cm²/V.s"

* For P-type with a Large number for Holes

Since hole has +ve charge, holes

move in the Same direction of E-Field

$$J_p = e \cdot p \cdot \mu_p \cdot E \text{ (A/cm}^2\text{)}$$



P-Type

J_p: Hole Current density (A/cm²)

e: electron charge (Coulomb).

p: Hole Concentration (#/cm³)

μ_p: mobility (cm²/V.s) [For Si μ_p ≈ 450 (cm²/V.s)]

E: Electric field (V/cm).

* NOTE: The drift Current in N-Type & P-type is in the direction of E-Field"

* The mobility of electron is three times that of Holes

The total drift Current density: J = J_n + J_p (A/cm²)

$$J = e \cdot n \cdot \mu_n \cdot E + e \cdot p \cdot \mu_p \cdot E = \sigma \cdot E = \frac{1}{\rho} \cdot E$$

where: σ = e · n · μ_n + e · p · μ_p, σ = Conductivity (Ω⁻¹cm)

ρ: resistivity of Semic. (Ω·cm).

5. Can be controlled by controlling electron & hole concentration i.e by controlling doping level, and that enables us to fabricate the variety of electronic devices. $I = J \cdot A$ (Amp) where A: Cross-sectional Area cm^2

Example 2: ① Calculate drift Current density For a Si doped with arsenic atoms at Concent. of $9 \times 10^{16} \text{ cm}^{-3}$. and subjected to E-Field of 100 V/cm . Given:

$\mu_n = 1350 \text{ cm}^2/\text{V}\cdot\text{s}$ & $\mu_p = 480 \text{ cm}^2/\text{V}\cdot\text{s}$, $n_i = 1.5 \times 10^{10} \text{ cm}^{-3}$.

② IF the area of the semic is 0.01 cm^2 → Calculate I?

$J = J_n + J_p \rightarrow e \cdot n \cdot \mu_n \cdot E + e \cdot p \cdot \mu_p \cdot E$

electron Concent. $n = N_d = 9 \times 10^{16} \text{ cm}^{-3}$

Hole $\Rightarrow p = \frac{n_i^2}{N_d} = \frac{(1.5 \times 10^{10})^2}{9 \times 10^{16}} = 2.5 \times 10^3 \text{ cm}^{-3}$

Since $n \gg p \rightarrow$ So conductivity $\sigma \approx e \cdot n \cdot \mu_n$

$\sigma = 1.6 \times 10^{-19} \times 9 \times 10^{16} \times 1350 = 19.44 \text{ (}\Omega \cdot \text{cm)}^{-1}$

$J = \sigma \cdot E = 19.44 \times 100 = 1944 \text{ A/cm}^2$


$I = J \cdot A = 1944 \times 0.01 = 19.44 \text{ Amp.}$

2) Hole drift Current density (A/cm^2)

" Flow of carriers due to variation of concentration where carriers move from high concentration region to low concentration region.

a) Electron diff. Current J_n :

Consider e-Concent. Shown: electrons move in -ve x-direction So conventional direction of J_n is in +ve x-direction.



The electron diffusion Current density J_n is given by the following equation

$$J_n = e \cdot D_n \cdot \frac{dn}{dx} \quad (A/cm^2)$$

J_n : electron diff Current. (A/cm^2)

e : electron charge (C)

$\frac{dn}{dx}$: gradient of electron concentration

D_n : electron diffusion coefficient (cm^2/s)


b) Hole diffusion Current density: J_p .

Consider the Hole Concent. versus distance shown.

Holes move in -ve x-direction

So the conventional direction of J_p also in -ve x-direction

$$J_p = -e \cdot D_p \cdot \frac{dp}{dx} \quad (A/cm^2)$$



D_p : Hole diffusion coefficient (cm^2/s) $x \rightarrow$ distance


(dp/dx) : gradient of Hole Concentration.

*NOTE: The direction of this Current (Diff. Current) is +ve when J in +ve x-direction.
-ve $\Leftarrow J \Leftarrow$ -ve \Leftarrow

Example 3: For a Si at $T=300K$, the electron Concent. varies from $n=10^{12} cm^{-3}$ to $n=10^{16} cm^{-3}$ over a distance from $x=0 \mu m$ to $x=3$. Calculate J_n and indicate direction.

Given: $D_n = 30 cm^2/s$

$$J_n = e \cdot D_n \cdot \frac{dn}{dx}$$



$$= 1.6 \times 10^{-19} \times 30 \frac{(10^{12} - 10^{16})}{(0-3) \times 10^{-4}} = 16 A/cm^2$$

The pn Junction


"It is a single crystal semic. material with one region doped to be p-type and the adjacent regn. doped to be n-type".

Fig. 1


1) Equilibrium pn-Jn.

(PN Jn under No bias)


Due to difference in concent. electrons move from (n → P) and Holes move from (P → n)



↑ doping Concent.



Each electron moves, leaves +ve ion and each hole accept electron leaves -ve ion.



(shown in Fig. 2). This will establish depletion region

which has No Carriers.


An electric field will be

established directed from (+ to -) Fig. 2

which will be resulted in an induced voltage called "built-in" voltage (V_{bi}) with polarity

and is given by:

$$V_{bi} = \frac{kT}{e} \ln \left(\frac{N_a \cdot N_d}{n_i^2} \right)$$



$- V_T \ln \left(\frac{N_a \cdot N_d}{n_i^2} \right)$ where $V_T = \frac{kT}{e}$ (Thermal Voltage)

Where: k : Boltzmann's const., T : absolute temp.

e : electron charge, N_a, N_d : Acceptor and Donor Concent. respectively.

At $T = 300K$, $V_T = 0.026V$

*Note: The movement of electrons and holes will be stopped when the force produced by E-Field balances the force produced by the density gradient.

*The voltage V_{bi} can not be measured by Voltmeter and does not drive a current in the Jn.

EXAMPLES:

a Pn Jn (Si) at $T=300K$, doped with $N_a=10^{16} \text{ cm}^{-3}$ and $N_d=10^{17} \text{ cm}^{-3}$. Given $n_i=1.5 \times 10^{10} \text{ cm}^{-3}$, $V_T=0.026 \text{ V}$. Calculate V_{bi} (built-in potential barrier).

$$V_{bi} = 0.026 \ln \frac{10^{16} \cdot 10^{17}}{(1.5 \times 10^{10})^2} = 0.757 \text{ Volt.}$$


2) Reverse-biased pn Junction.

"Reverse bias: Connecting +ve terminal of D.C to n-type and -ve terminal to p-type." as shown in Fig. 3

biasing: a process of applying D.C voltage to the device to force to work at a certain mode of operation.

*In this case, the biasing will force the carriers to move away from the Jn. (Due to its repulsion force) and widening D.R. No maj. Carriers will cross the Jn.

"only very small current due to minority carriers will flow from (n → p) called "Reverse Saturation Current I_s "



* For Silicon pn Jn. the value of I_s is in the range of $(10^{-18} \rightarrow 10^{-12}) \text{ A}$.

* (I_s is temp. dependant) * (I_s does not depend on V_R)

The reverse-biased pn Jn. can be used as Voltage-controlled capacitance called "Junction Capacitance" or "depletion layer Capacitance" and is given by:

$$C_j = C_{j0} \left(1 + \frac{V_R}{V_{bi}}\right)^{-\frac{1}{2}} \text{ or } C_j = \frac{C_{j0}}{\sqrt{1 + \frac{V_R}{V_{bi}}}} \text{ (farad)}$$

where C_{j0} is zero-bias cap. (C_j when $V_R = 0$).

V_R : reverse Voltage, V_{bi} : built-in Voltage

* $(C_j \propto \frac{1}{\sqrt{V_R}})$

* The Junctions fabricated specifically for this purpose are called "Varactor Diodes" which has many applications.

EXAMPLE

Consider a Si pn Jn. at $T = 300K$.

With $N_a = 10^{16} \text{ cm}^{-3}$, $N_d = 10^{17}$ and given

$n_i = 1.5 \times 10^{10} \text{ cm}^{-3}$, $C_{j0} = 0.6 \text{ pF}$, $V_T = 0.026 \text{ V}$

1) Calculate C_j at:

$V_R = 2.3 \text{ V}$, $V_R = 6 \text{ V}$, $V_R = 11.5 \text{ V}$


2) Sketch C_j versus V_R graph.

$$V_{bi} = V_T \ln \frac{N_a \cdot N_d}{n_i^2} = 0.75 \text{ V}$$

$$V_R = 2.3 \text{ V}, C_j = \frac{0.6}{\sqrt{1 + \frac{2.3}{0.75}}} = \frac{0.6}{\sqrt{4}} = 0.3 \text{ pF.}$$

$$V_R = 6 \text{ V}, C_j = \frac{0.6}{\sqrt{(6/0.75) + 1}} = \frac{0.6}{\sqrt{9}} = 0.2 \text{ pF.}$$

$$V_R = 11.5 \text{ V}, C_j = \frac{0.6}{\sqrt{1 + \frac{11.5}{0.75}}} = \frac{0.6}{\sqrt{16}} = 0.15 \text{ pF}$$




3) Forward-biased pn Junction:

"Forward bias means connecting +ve terminal of D.C to p-side and -ve terminal to n-side".

- In this case, the carriers (majority) are forced to cross the Jn. (Due to repulsion force by E-Field)

- A current will flow in the pn Jn. directed conventionally from (p → to n) and carried by the majority carrier. It is I_D and is given by:



$$I_D = I_s e^{\frac{V_D}{nV_T}} \text{ (mA)}$$

I_s : Reverse Sat. Current


V_D : applied F.W Voltage

V_T : thermal Voltage

n : ideality factor

$n=1$ → High Current level

$n=2$ → Low ≡ ≡



Ideal Voltage-Current Relationship

The relation related current to voltage in the pn Jn. is in general given by:

$$I_D = I_s \left[e^{\frac{V_D}{nV_T}} - 1 \right] \text{ parameters are defined above}$$

When V_D is +ve → PN Jn → F.W

V_D is -ve → pn Jn. → Rev.

EXAMPLE Find I_D for a pn Jn. with $I_s = 10^{-14}$ A, $n=1$, $V_T = 0.026$ V For $V_D = 0.7$ V, $V_D = -0.7$ V

a) For $V_D = 0.7$ V, $I_D = 10^{-14} \left(e^{\frac{0.7}{0.026}} - 1 \right) \approx 4.93$ mA


For $V_D = -0.7$ V, Jn. is Rev. $I_D \approx -I_s = -10^{-14}$ A.

pn Junction Diode

The simplest electronic device. It is a pn Jn. fitted in a suitable case with two conducting leads for connection with other cct. elements. Diode is a nonlinear element, ideally it is short cct. when it is forward-biased and it is an open-cct. when it is reversed-biased. The symbol is shown.


The general diode equation is:

$$I_D = I_S \left[e^{\frac{V_D}{nV_T}} - 1 \right]$$



When V_D is +ve, $e^{\frac{V_D}{nV_T}} \gg 1$

$$I_D = I_S e^{\frac{V_D}{nV_T}} \text{ (diode is F.W.)}$$



When V_D is (-ve), diode is Rev., $e^{-\frac{V_D}{nV_T}} \ll 1$

So $I_D \approx -I_S$ (Very Very Small).


i.e. when Diode is F.W, I_D is exponentially related to V_D , and when it is Rev, $I_D \approx -I_S \approx \text{Zero}$.

The I-V characteristics is shown

I_S ; is: Reverse Saturation Current

I_S ; is temp. dependant
also depends on doping level
and cross-sectional area.

I_S ; depend on n_i .
 I_S doubles for each 5°C increase in Temp.



For Germanium I_S is higher than that for Si because n_i for Ge is greater than n_i for Si

** I_S is 20 nA at 38°C Find I_S at 68°C

$$I_S(68) = I_S(38) \cdot 2^{\frac{\Delta T}{5}} = 20 \cdot e^{\frac{30}{5}} = 20 \times 2^6 = \underline{\underline{1280 \text{ nA}}}$$

Effect of Temp. on diode I-V characteristics:

When diode is F.W, then $I_D = I_s e^{\frac{V_D}{nV_T}}$ and so

$V_D = nV_T \ln \frac{I_D}{I_s}$. i.e $V_D \propto \frac{1}{I_s}$ but $I_s \propto T$ so

$V_D \propto \frac{1}{Temp}$. i.e as Temp \uparrow , $V_D \downarrow$.


For Silicon as $T \uparrow$ by 10° , V_D reduces by 2mV

"In general: For the same Current level, as T increase V_D decreases"

* a Si diode has $I_D = 5mA$, $V_D = 0.65V$ at $T = 60^\circ C$. Find V_D at $T = 70^\circ C$ and $I_D = 5mA$.

$\Delta T = 70 - 60 = 10^\circ C$

$\therefore V_{D2} = V_{D1} - (\Delta T \times 2)$
 $= 0.65V - (10 \times 2)mV$
 $= 0.63V$



Breakdown Voltage:

We can't increase the reverse voltage for the diode in reverse biasing.


At a certain value of reverse voltage the diode may be damaged and burnout.

The reverse voltage at which the diode is damaged is called "Breakdown Voltage".

" V_{BR} " and it is given in data sheet.

" $V_{BR} \propto \frac{1}{doping\ concentration}$ "

* It must be avoided in biasing diode *
 low doping \rightarrow high \rightarrow high doping




Diode D.C model "equivalent cct"

1) Ideal Diode:

a) when it is F.W \rightarrow It is represented by short-cct. with $V_D = 0$ and $I_D > 0$. (depends on cct. elements)

$V_D = 0V$

$I_D = \frac{5V}{2k} = 3mA$




b) when it is Reversed biased: It is represented by open-cct. with $V_D < 0$ and $I_D = 0$.

$I_D = 0$

$4V + V_D + I_D \cdot 2k = 0$

but $I_D = 0$,


So $V_D = -4V$



2) Nonideal diode "Real diode"


For nonideal diode the (I-V) relation is:

$$I_D = I_s \left[e^{\frac{V_D}{nV_T}} - 1 \right]$$



a) when it is F.W

(i) For $V_D > V_\gamma$, it can be represented by a Voltage Source V_γ and resistance




where:

V_γ : turn-on or (Cut-in) Voltage

R_F : Forward diode resistance.

"both of them are given"



ii) For $V_D < V_\gamma$, it is represented by open-cct.
 b) when it is Reverse voltage biased, then $I_D = -I_S$ but I_S is very small, so it can be represented by open-cct. ($I_D = 0$)

* This model is called piecewise linear model

Notice:


* When real diode is "ON", $I_D > 0$

$V_D = V_\gamma$ (when $r_f = 0$)

$V_D = V_\gamma + I_D r_f$ (when $r_f \neq 0$)

For Si diode $V_\gamma \approx (0.6 \rightarrow 0.7)V$


For Ge $\approx V_\gamma \approx (0.2 \rightarrow 0.3)V$



(EXAMPLE)

For the cct. shown calculate

I_D, V_D and power dissipated in diode B when the diode




is: i) ideal, ii) has $r_f = 30 \Omega, V_\gamma = 0.7V$

iii) has $V_\gamma = 0.7V, r_f = 0$.

Since the diode is "Forward"

i) $V_D = 0, I_D = \frac{4V}{4.3K} = 0.93mA$


$P_D = I_D \cdot V_D = 0$



ii) $I_D = \frac{(4 - 0.7)V}{r_f + 4.3K} = \frac{3.3V}{4.33K} = 0.7621mA$

$V_D = V_\gamma + I_D r_f = 0.7228V$


$P_D = I_D \times V_D = 0.551mW$



iii) $I_D = \frac{(4 - 0.7)V}{4.3K} = 0.7674mA$

$V_D = V_\gamma = 0.7V$

$P_D = I_D \cdot V_\gamma = 0.5372mW$




D.C Analysis of Diode ccts: (19)

There are three methods of diode cct. Analysis:

1) Iteration method:

This method uses trial and Error to Find Solution and requires the value of I_s .

EXAMPLES: For the cct. shown the diode has: $I_s = 10^{-12}$ A. Find the values of I_D , V_D and P_D .



Write KVL For the cct.

$$-E + V_D + I_D R = 0 \quad \text{and} \quad I_D = I_s \left[e^{\frac{V_D}{nV_T}} - 1 \right]$$

$$5 = I_s R \left[e^{\frac{V_D}{nV_T}} - 1 \right] + V_D$$

For $n=1$, $V_T = 0.026$ V

$$5 = 10^{-12} \times 2 \times 10^3 \left[e^{\frac{V_D}{1 \times 0.026}} - 1 \right] \quad \text{--- eqn. (X)}$$

Assume (Gusse a value for V_D , near V_γ).

the value of V_D which makes L.H.S = R.H.S of eqn. (X) is the right value, then:

Find I_D from its equation or $I_D = \frac{5 - V_D}{R}$


then $P_D = I_D \cdot V_D$.

* For Si diode, $V_\gamma \Rightarrow (0.6 \rightarrow 0.7)$ V, $V_{\gamma_{Ge}} = (0.2 - 0.3)$ V.

2) graphical Method: This method requires the diode characteristic drawn to scale.

ExA: For the cct. shown, the diode characteristic is shown.

in Fig., Determine the values of I_D , V_D and P_D .




* To use graphical method:

i) Write KVL For diode cct: $-3 + V_D + I_D R = 0$

$$I_D = \frac{3 - V_D}{R} \quad (*)$$

eqn. (*) is called D.C. Load-line eqn.

ii) Draw D.C. L.L on diode characteristic



* For $V_D = 0, I_D = \frac{3}{R} = \frac{3}{3} = 1 \text{ mA}$
 $P_1(0, 1 \text{ mA})$

* For $I_D = 0, V_D = 3 \text{ V}$
 $P_2(3 \text{ V}, 0 \text{ mA})$


iii) The intersection of D.C. L.L with Diode c/c give Q-pt, which is the solution. graphically $V_D \approx 0.72 \text{ V}, I_D = 0.77 \text{ mA}$
 then: $P_D = V_D \cdot I_D = 0.77 \times 0.72 = 0.5544 \text{ mW}$

3) Using Piecewise Linear Model:


This method uses diode model.

F.W and $V_D > V_\gamma$

"Constant-Voltage Source + Resistance"
 $V_\gamma + r_f$



For $V_D < V_\gamma$ or Reverse \Rightarrow open-cct




EXA: For the ckt. Shown, Calculate


I_D, V_D & P_D when the diode

has: i) $V_\gamma = 0.6 \text{ V}, r_f = 20 \Omega$

ii) $V_\gamma = 0.7 \text{ V}, r_f = 0$



i) For $V_\gamma = 0.6V, V_F = 20\Omega$



fix

$$-4.6 + 0.6 + I_D V_F + I_D R = 0$$

$$\Rightarrow I_D = \frac{(4.6 - 0.6)V}{(20 + 80)\Omega} = \frac{4V}{100\Omega}$$


$$= 40mA$$

$$V_D = I_D V_F + V_\gamma = 40 \times 20 + 600$$

$$= 1.4V$$

$$P_D = I_D V_D = 40 \times 1.4 = 56mW$$

ii) For $V_\gamma = 0.6V, V_F = 0$



$$-4.6 + V_\gamma + I_D R = 0$$

$$I_D = (4.6 - 0.6)V / 80 = 50mA$$

$$V_D = V_\gamma = 0.6V$$

$$P_D = I_D V_D = 50 \times 0.6 = 30mW$$


"Examples"

EXA 1: For the cct. shown in Fig. $I_{S1} = 10^{-12}A, I_{S2} = 10^{-9}A$.

Given: $n=1, V_T = 0.026V$

i) Calculate V_{D1}, V_{D2}

ii) If D_1 has $V_\gamma = 0.5V$ Find V_{F1} ?



(i)

$$I_D = I_S e^{\frac{V_D}{nV_T}} \Rightarrow V_D = nV_T \ln \frac{I_D}{I_S}$$

$$V_{D1} = 1 \times 0.026 \ln \frac{10^{-3}}{10^{-12}} = 0.539V$$

$$I_{D1} = I_{D2} = 1mA$$


$$V_{D2} = 1 \times 0.026 \ln \frac{10^{-3}}{10^{-9}} = 0.355V$$

(ii)


$$V_{D1} = V_{\gamma 1} + I_{D1} V_{F1}$$

$$V_{F1} = \frac{V_{D1} - V_{\gamma 1}}{I_{D1}} = \frac{(0.539 - 0.5)V}{1mA}$$

$$V_{F1} = 39\Omega$$



EXA 2: For the cct. shown in Fig., $n=1$, $V_T = 0.026V$
 $I_{s1} = 10^{-12}A$, $I_{s2} = 10^{-13}A$ Calculate



$I_{D1}, I_{D2}, V_{D1}, P_{D2}$
 $I_{D1} = I_{s1} e^{\frac{V_{D1}}{nV_T}} \text{ (1)}, I_{D2} = I_{s2} e^{\frac{V_{D2}}{nV_T}} \text{ (2)}$
 but $V_{D1} = V_{D2} = V_D$

Divide eqn. (1) by eqn. (2)

$$\frac{I_{D1}}{I_{D2}} = \frac{I_{s1} e^{\frac{V_D}{nV_T}}}{I_{s2} e^{\frac{V_D}{nV_T}}} = \frac{I_{s1}}{I_{s2}} = \frac{10^{-12}}{10^{-13}} = 10$$

$\therefore I_{D1} = 10 I_{D2}$

but $I_{D1} + I_{D2} = 22 \text{ mA}$

$10 I_{D2} + I_{D2} = 22 \text{ mA}$

$\therefore I_{D2} = 2 \text{ mA}, I_{D1} = 20 \text{ mA}$

$V_{D1} = V_{D2} = 1 \times 0.026 \ln \frac{20 \times 10^{-3}}{10^{-12}} = 0.6167V$


$P_{D2} = I_{D2} \cdot V_{D2} = 2 \times 0.6167 = 1.2335 \text{ mW}$

EXA 3: For the cct. shown all diodes

has $I_s = 10^{-14}A$, Given: $n=1, V_T = 26 \text{ mV}$

Calculate: I_{D1}, I_{D3}, V_{D2} Such

that $V_o = 0.6V$? Also Find V_i ?



$I_{D3} = I_s e^{\frac{V_D}{nV_T}} = 10^{-14} e^{\frac{0.6}{0.026}} = 0.105 \text{ mA}$

$I_{R2} = \frac{V_o}{R_2} = 0.6 \text{ mA}$

$I_{D1} = I_{D2} = I_{R1} = I_{D3} + I_{R2} = 0.705 \text{ mA}$

$V_{D1} = V_{D2} = nV_T \ln \frac{I_{D1}}{I_s} = 1 \times 0.026 \ln \frac{0.705 \times 10^{-3}}{10^{-14}} = 0.645V$

$V_i = I_{R1} \cdot R_1 + V_{D1} + V_{D2} + V_o$

$V_i = 0.705 \times 2 + 0.645 + 0.645 + 0.6 = 3.3V$

EXA 4: D_1 & D_2 are identical with

$V_\gamma = 0.7V$. Calculate I_{D1} , V_1 & V_2 ?

* Assume D_1 & $D_2 \rightarrow ON$

$$-10 + V_{\gamma 1} + 3.6I + V_{\gamma 2} + 10I - 5 = 0$$

$$I = \frac{(15 - 1.4)V}{(3.6 + 10)k} = \frac{13.6V}{13.6k} = 1mA$$


$$I_{D1} = I_{D2} = I = 1mA$$

$$-10 + V_{\gamma 1} + V_1 = 0$$

$$V_1 = 10 - V_{\gamma 1} = 9.3V$$

$$-V_2 + 10I - 5 = 0$$

$$V_2 = 10 \times 1 - 5 = 5V$$



EXA 5: For the ckt shown, Find I_D , V_D

V_A , V_B when the diode has:

- i) $V_\gamma = 0.6V$ ii) $V_\gamma = 0.3V$.

Assume Diode is OFF

$$V_A = \frac{5 \times 3}{5} = 3V, V_B = \frac{5 \times 2}{4} = 2.5V$$

$$V_{AB} = V_A - V_B = 3 - 2.5 = 0.5V$$

i) For $V_\gamma = 0.6V$, $D \rightarrow OFF$, $I_D = 0$

$$V_D = V_A - V_B = 0.5V, V_A = 3V, V_B = 2.5V$$

ii) when $V_\gamma = 0.3V$, $D \rightarrow ON$

KCL at Node (A) $I_1 = I_D + I_2$


$$5 - V_A = I_D + \frac{V_A}{2}$$

$$10 - 3V_A = 6I_D + 3V_A \Rightarrow 15 - 5V_A = 6I_D \quad \text{--- (1)}$$

KVL For node (B)

$$I_3 + I_D = I_4 \Rightarrow \frac{5 - V_B}{2} + I_D = \frac{V_B}{2} \Rightarrow 5 - V_B + 2I_D = V_B$$

$$2V_B - 5 = 2I_D \quad \text{--- (2)}$$



$$-V_A + V_x + V_B = 0 \Rightarrow V_A = V_x + V_B \Rightarrow \boxed{V_A = 0.3 + V_B} \quad (24) \quad (3)$$

Sub. (3) in (1)

~~$$V_B = 0.3 + V_B = 0.3 + V_A$$~~

$$15 - 5(0.3 + V_B) = 6 I_D$$

$$13.5 - 5V_B = 6 I_D \quad (4)$$

$$-5 + 2V_B = 2 I_D \quad (2) \text{ from this } \boxed{I_D = V_B - 2.5} \quad (5)$$

Sub. (5) in (4) $\Rightarrow 13.5 - 5V_B = 6V_B - 15$

$$28.5 = 11V_B \Rightarrow V_B = 2.59 \text{ V}$$

$$V_A = 0.3 + 2.59 = 2.89 \text{ V}$$

$$I_D = 2.59 - 2.5 = 0.09 \text{ mA}$$

$$I_1 = \frac{5 - 2.89}{3} = 1.055 \text{ mA}$$

$$I_2 = \frac{V_A^2}{3} = \frac{2.89^2}{3} = 0.9633 \text{ mA}$$

$$I_3 = \frac{5 - V_B}{2} = 1.205 \text{ mA}$$

$$I_4 = \frac{V_B}{2} = 1.295 \text{ mA}$$


$$P_D = I_D \cdot V_D = 0.09 \times 0.3 = 27 \mu\text{W}$$

CH. 2: Diode ccts. "Diode Applications"

* Rectifiers: Circuits which convert A.C into D.C Using diode as a nonlinear element.

Rectification: A.C to D.C conversion.


Rectifier: It is the main cct. in electronic D.C power Supply. Shown in Fig.



1) Half-Wave Rectification:

In HWR only half-cycle of the A.C input signal is converted into D.C.

* Assume the diode has V_s and $V_f = 0$



The Secondary voltage is related to primary

$$\frac{V_s}{V_p} = \frac{N_2}{N_1} \Rightarrow \frac{V_s}{V_i} = \frac{N_2}{N_1} \Rightarrow V_s = \frac{N_2}{N_1} V_i$$


* The transformer is power transformer used to step-up or step-down depending on its turn-ratio ($\frac{N_1}{N_2}$)

* It isolates the D.C side from A.C side and prevent sparking.


i) During +ve Half-cycle of $V_i \Rightarrow$ +ve H.c of V_s
 the diode is F.W and represented by

$V_o = i_D \cdot R$, $-V_s + V_o + i_D R = 0$
 $i_D = \frac{V_s - V_o}{R} \Rightarrow V_o = V_s - V_o$

$V_{o\max} = V_{s\max} - V_o = V_m$
 where $V_{s\max} = \frac{N_2}{N_1} V_{i\max}$



ii) During -ve H.c of $V_i \Rightarrow$ -ve H.c of V_s
 Diode is OFF, $i_D = 0$, $V_o = i_D R = 0$



iii) For a Complete cycle of V_i
 the o/p is only a half-cycle

EXA: For $V_i = 120 \sin \omega t$ V

$(N_1/N_2) = (1/10)$, $V_o = 0.6$ V, $R = 2$ k Ω

$V_s = \frac{1}{10} (120 \sin \omega t) = 12 \sin \omega t$ V

* peak output voltage = V_m

$V_m = 12 - 0.6 = 11.4$ V

$V_{o\text{avg}} = \frac{V_m}{\pi} = 3.628$ V

* peak diode current: $i_{D\text{peak}} = I_m$

$i_{D\text{peak}} = I_m = \frac{V_m}{R} = \frac{11.4}{2} = 5.7$ mA

$i_{D\text{avg}} = \frac{I_m}{\pi} = 1.814$ mA





$P_D = I_{D\text{avg}} \cdot V_o = 1.088$ mW

peak Inverse Voltage: The max. peak reverse voltage which the diode withstand before breakdown


$PIV = V_{sp} = 12$ V

"The value of V_D when diode is OFF"

* For OFF diode: $+V_s + V_D + i_D R = 0$
 $\therefore V_D = -V_s \rightarrow V_{D\max} = -V_{sp} \therefore PIV = V_{sp}$




* If the direction of diode is changed, the o/p will be the -ve H.C, the Rect. is called -ve HWR, $V_{o\text{avg}} = \frac{-V_m}{\pi}$



EXA 2: "Using HWR as a Battery charger" For the ckt. shown, the diode has $V_r = 0.6V$. Determine:

- i) peak diode current I_{Dp} .
- ii) peak Inverse Voltage for diode PIV.
- iii) The fraction of cycle over which the diode is conducting. "ON"




During +ve H.C of V_s , $D \rightarrow ON$

$$-V_s + I_D R + V_r + V_B = 0$$

$$I_D = \frac{V_s - V_r - V_B}{R} \Rightarrow I_{Dp} = \frac{(V_{sp} - 12.6)}{100}$$

$R = 100 \Omega, V_B = 12V$
 $V_s = 24 \sin \omega t \text{ V}$




$$\therefore I_{D\text{peak}} = \frac{24 - 12.6}{100} = 114 \text{ mA}$$

* To find PIV, find V_D when Diode is OFF


$$V_s + I_D R + V_D + V_B = 0$$

But $I_D = 0$



$$\therefore V_D = -V_s - V_B \Rightarrow V_{D\text{max}} = -V_{sp} - V_B$$

$$\therefore \text{PIV} = (V_{sp} + V_B) = 36 \text{ V}$$



(iii) To Find Conduction angle

$$V_s = 24 \sin \omega t \Rightarrow \text{at } \omega t_1, V_s = V_B + V_r = 12.6 \text{ V}$$

$$\text{then } \omega t_1 = \tan^{-1} \frac{12.6}{24} = 31.7^\circ$$

$$\text{By Symmetry, } \omega t_2 = 180^\circ - 31.7^\circ = 148.3^\circ$$

$$\text{Conduction angle} = \omega t_2 - \omega t_1 = 116.6^\circ = \phi_c$$

$$\% \text{ conduction angle} = \frac{\phi_c}{360} \times 100\% = 32.4\%$$

② Full-Wave Rectifiers

28

In FWR both halves of the A.C input signal are converted to D.C. The d.c output of FWR is twice that of the HWR, but at least two diodes are used in FWR.

There are basically two types of FWR:

i) Full-Wave Rectifier using Center-tapped Transformer.

The type of transformer is

Center-tapped transformer

which produces two output

V_{s1} and V_{s2} which have

equal amplitude but 180

out of phase such that

$$V_{s2} = -V_{s1} = \frac{N_2}{N_1} V_i$$

* For +ve H.C of V_i

$\rightarrow V_{s1} \rightarrow +ve, V_{s2} \rightarrow -ve$

$D_1 \rightarrow ON, D_2 \rightarrow OFF$

$$V_{o1} = V_{s1} - V_\gamma$$

$$V_{o, max} = V_{sp} - V_\gamma$$

$$V_{o, avg} = \frac{2V_m}{\pi}$$

* For +ve H.C of V_i

$V_{s1} \rightarrow -ve, V_{s2} \rightarrow +ve$

i_{D2} flows in R

$i_{D1} = 0 (D_1 \rightarrow OFF)$

$$V_{o2} = V_{s2} - V_\gamma$$






$$V_{o, max} = V_{sp} - V_\gamma$$

* For a Full-cycle of V_i

the o/p is a FW as

shown above.

$$V_{o, max} = V_{sp} - V_\gamma = V_m$$




For this rectifier PIV For diodes' $PIV = 2V_{sp} - V_{\gamma}$


The average output voltage $V_{oavg} = V_{d.c} = \frac{2V_m}{\pi}$

ii) Full-wave Bridge Rectifier "FWBR"

This ckt. Uses Four diode of the same type and normal transformer (IF necessary).




* During +ve H.C of $V_i \rightarrow$ +ve H.C of V_s , D_1 & D_3 are "ON" but D_2 & $D_4 \rightarrow$ OFF



$i_{D1} = i_{D3} = i_D$ will flow in R

causing $V_o = i_D \cdot R$ with polarity $V_o +$

$V_o = V_s - 2V_{\gamma} \rightarrow V_{o,max} = V_m - V_{sp} - 2V_{\gamma}$




* During -ve H.C of $V_i \rightarrow$ -ve H.C of V_s , D_1 & $D_3 \rightarrow$ OFF, but D_2 & $D_4 \rightarrow$ "ON"



$i_{D2} = i_{D4} = i_D$ will flow in R causing

$V_o = i_D R = V_s - 2V_{\gamma} \rightarrow V_{o,max} = V_m - V_{sp} - 2V_{\gamma}$


with polarity $[V_o +]$ Same as in +ve H.C



* For a full-cycle of V_i , the o/p will be a Full-wave as shown.



* The peak output voltage $V_m = V_{sp} - 2V_{\gamma}$
 $V_{oavg} = V_{d.c} = \frac{2V_m}{\pi}$, peak diode current
 $i_{Dp} = I_m = \frac{V_m}{R}$
 $i_{Davg} = \frac{I_m}{\pi}$



PIV For diode: $PIV = V_{sp} - V_{\gamma}$

Example: Design a FWR to deliver a peak o/p Voltage of 15 Volt. to 100 Ω load. Use diodes with $V_r = 0.7$

Hence: determine turn-ratio ($\frac{N_1}{N_2}$), PIV rating, peak diode current I_{Dp} and power dissipation P_{Darg} } perform the design using (i) FWR with C-T trans. (ii) FWBR. * which approach will you prefer and why? Given: $V_i = 120$ V (rms).

(i) Using C-T transformer:

$$* V_{(rms)} = \frac{V_p}{\sqrt{2}}$$

$$V_{sp} = V_m + V_r = 15 + 0.7 = 15.7 \text{ V}$$

$$\left(\frac{N_1}{N_2}\right) = \frac{V_i}{V_s} = \frac{V_i(rms)}{V_s(rms)} = \frac{V_{ip}}{V_{sp}}$$

$$* V_p = V_{(rms)} \cdot \sqrt{2}$$

$$V_{ip} = V_i(rms) \cdot \sqrt{2} = 120 \cdot \sqrt{2} = 169.7 \text{ V}$$

$$\therefore \left(\frac{N_1}{N_2}\right) = \frac{169.7}{15.7} = 10.8$$

$$PIV = 2V_{sp} - V_r = 2 \times 15.7 - 0.7 = 30.7 \text{ V}$$

$$I_{Dp} = I_m = \frac{V_m}{R} = \frac{15}{100} = 150 \text{ mA}$$

$$P_{Darg} = I_{Darg} \cdot V_r = \frac{150}{\pi} \times 0.7 = 33.42 \text{ mW}$$

(ii) Using FWBR:

$$V_{sp} = V_m + 2V_r = 15 + 2 \times 0.7 = 16.4 \text{ V}$$

$$\left(\frac{N_1}{N_2}\right) = \frac{169.7}{16.4} = 10.3$$

$$PIV = V_{sp} - V_r = 15.7 \text{ V}$$

$$I_{Dp} = I_m = 150 \text{ mA}$$

$$P_{Darg} = 33.42 \text{ mW}$$

* FWBR is preferable because


- PIV rating is low.

- The transformer is Normal trans. and has one secondary compared to C-T trans. which has two second

Filters, Ripple Voltage, and Diode Current


Filter: Simply, It is a capacitor connected in parallel with the load resistor in a rectifier and used to transform the pulsating d.c (HW or FW sinusoidal) into a d.c voltage. The output of rectifier with filter is D.c with small ripple voltage due to charging and discharging of the capacitor. Consider the HWR with filter shown with its output voltage.

* Assume diode with V_r and $V_f = 0$
 * When diode is "ON" capacitor charges



With time constant $\tau = RC = 0 (t < \frac{T}{4})$

* When diode "OFF", capacitor discharges with time constant



$\tau_{dis} = RC$. So by choosing RC too large the cap. will maintain

its voltage and since $V_o = V_c$, so the where:

o/p will be (D.c + ripple voltage), the value of ripple voltage (V_r) is related to $[V_m, R, C, f]$ by the following relation:

V_m : peak o/p voltage
 R : load Resistance
 C : Filtering Cap.
 f : frequency of the input signal.
 V_r : ripple voltage

$$V_r = \frac{V_m}{fCR} \quad (\text{HWR}) \quad (1)$$

$$V_r = \frac{V_m}{2fCR} \quad (\text{FWR}) \quad (2)$$

* Derivation of these eqns. are in the text book *

From eqn (1) and (2), it is clear that:

i) For the same f, V_m, C, R & t


$$V_r(FWR) = \frac{1}{2} V_r(HWR)$$

ii) For the same V_r, R, f, V_m then

$$C_{FWR} = \frac{1}{2} C_{HWR}$$

* The value of V_r is controlled via choosing C .

* To achieve small V_r we have to use large C but we can't choose the filtering cap. C arbitrary the limiting factor is the max. diode current



I_{Dmax} which is given in data sheet. because $i_D = C \cdot \frac{dV_c}{dt}$

EXAMPLES: Design a FWBR to deliver 12V (peak op Voltage) to 100 Ω load. with ripple not more than 5%. the available input is 120V(rms), $f = 50$ Hz. Use Si diode with $V_f = 0.6$ V

- * Calculate (N_1/N_2) of trans. Filtering Cap. C , diode PIV
- * Draw output voltage, indicating all voltage levels.

For FWBR: $V_{sp} = V_m + 2V_f = 16.2$ V $V_o = 12$ V $V_r = 0.75$ V

$$V_{ip} = V_i(rms) \sqrt{2} = 169.7$$


$$V_m = 15$$

$$V_L = 14.25$$

$$\frac{N_1}{N_2} = \frac{169.7}{16.2} = 10.5$$


$$C = \frac{V_m}{2fCRV_r} = \frac{15}{2 \times 50 \times 0.75 \times 100} = 2000 \mu F$$

$$PIV = V_{sp} - V_f = 15.6$$
 V



Special type of diodes, designed and fabricated to operate at breakdown regn. with a certain breakdown voltage V_Z , over a wide range of current and temp.

The current is limited to a value within the capabilities of the device. Such a diode can be used as a constant voltage reference in a circuit. The symbols, notations and device characteristics is shown in Fig.




This diode behaves as follow:


1) when it is biased in F.W, it is similar to normal Diode i.e it is represented by a constant voltage reference of value $(V_F = V_D)$ $\frac{+}{a} \text{---} \text{D} \text{---} \frac{-}{c} \Rightarrow \frac{+}{a} \text{---} \left| \frac{-}{V_F} \right. \frac{c}{}$ (Regn. A in I-V c/c)

2) when it is reverse biased: $\frac{-}{a} \text{---} \text{D} \text{---} \frac{+}{c}$ it behaves as follow:

i) If the voltage across Z-D is ($V < V_Z$) then Z-D is OFF \Rightarrow open-cct, $I_Z = 0$ (Regn. B in I-V c/c).



ii) If the voltage across Z-D, ($V \geq V_Z$), then the Z-D is "ON" and $I_Z > 0$, it behaves as a Constant-Voltage reference with polarity as show and current $I_Z > 0$. (Regn. C in I-V c/c).




* Because of this characteristic of Z-D (behaves as Constant-Voltage Reference) it is used as a Voltage-Regulator to maintain a certain voltage across a certain load *

* The Basic Voltage-Reg. cct. using Z-D is shown in Fig. and it will be analyzed under three conditions.

i) Fixed V_i and Fixed R_L :

The analysis of this case is:


a) Determine the state of the Z-D ("ON") or "OFF"




* "by assuming Z-D "OFF" and calculate (V) then: If $V < V_Z$ the Z-D is "OFF", $I_Z = 0$ But if ($V \geq V_Z$) Z-D is "ON" and $I_Z > 0$ "

* "OR assuming Z-D is ON and find I_Z : If $I_Z > 0$ it is "ON" but if $I_Z < 0$, it is OFF and $I_Z = 0$ "

b) Replace Z-D by its proper eqnt. cct. and find required information.



"ON" \Rightarrow Const-Ref-Voltage



EXA: For the cct. shown: determine I, I_L, I_Z, P_Z & V_L when:

- i) $R_L = 1k\Omega$ ii) $R_L = 3k\Omega$.

Assume Z-D is OFF and calculate

$$V = \frac{16 \times R_L}{R + R_L} \quad \text{IF } V < V_Z \rightarrow \text{OFF}$$

$$\text{IF } V \geq V_Z \rightarrow \text{ON}$$

i) For $R_L = 1k$

$$V = \frac{16 \times 1}{1 + 1} = 8V$$

Since $V < V_Z$, Z-D is OFF $I_Z = 0$

$$I = I_L = \frac{V_i}{R + R_L} = \frac{16}{2k} = 8mA$$

$$V_L = V = 8V$$

$$P_Z = I_Z \times V_Z = 0$$

ii) For $R_L = 3k\Omega$

$$V = \frac{16 \times 3}{4} = 12V$$

Since $V > V_Z \Rightarrow$ Z-D is "ON"

$$V_L = V_Z = 10V, \quad I_L = \frac{V_Z}{R_L} = \frac{10}{3} = 3.33 \text{ mA}$$




$$I = \frac{V_i - V_Z}{R} = \frac{(16 - 10)V}{1k} = 6mA$$

$$I_Z = I - I_L = 6 - 3.33 = 2.67 \text{ mA}$$


$$P_Z = I_Z \cdot V_Z = 2.67 \text{ mW}$$

NOTE: ① Z-D is used to protect the load (R_L).
when V_i is varied or R_L is varied or both.

② R is used to protect Z-D and "NOT" allow more than I_{Zmax} to flow in Z-D!




ii) Fixed V_i and Variable R_L :



In this case, the Z-D will be "ON"
 For a certain range of R_L extending from $(R_{Lmin} \rightarrow R_{Lmax})$ and maintain a certain voltage (V_Z) across the load. Hence protect the load. The range of R_L over which the Z-D is "ON" depends on Z-D parameters (V_Z, I_{Zmax}, I_{Zmin}), V_i and R .

* The value of R_{Lmin} is determined as follow
 R_{Lmin} is the minimum value of R_L which makes $V_L = V_Z$
 i.e: $V_L = V_Z = \frac{V_i \cdot R_{Lmin}}{R_{Lmin} + R}$ which gives



$R_{Lmin} = \frac{R \cdot V_Z}{V_i - V_Z}$ * [this eqn. is based on $I_{Zmin} = 0$]

Any value more than R_{Lmin} will make Z-D "ON" and replaced by V_Z . This value will specify $I_{Lmax} = \frac{V_Z}{R_{Lmin}}$

To determine R_{Lmax} , we can use:


$R_{Lmax} = \frac{V_Z}{I_{Lmin}}$ where $I_{Lmin} = I_R - I_{Zmax}$

and: $I_R = \frac{V_i - V_Z}{R}$ and I_{Zmax} either given in data sheet or from $I_{Zmax} = \frac{P_{Zmax}}{V_Z}$.

EXA: For the cct. shown, the Z-D has: $V_Z = 10V, P_{Zmax} = 25mW$

i) Determine the range of R_L and I_L over which the Z-D maintain 10V across the load.

ii) Determine the max. wattage rating of the Z-D (i.e Determine P_{Zmax}).



$$R_{Lmin} = \frac{R \cdot V_Z}{V_i - V_Z} = \frac{2 \times 10}{50 - 10} = 0.5 k\Omega$$

$$I_R = \frac{50 - 10}{2} = 20 \text{ mA}$$

$$I_{Lmin} = I_R - I_{Zmax} = 20 - 15 = 5 \text{ mA}$$

$$R_{Lmax} = \frac{V_Z}{I_{Lmin}} = \frac{10 \text{ V}}{5 \text{ mA}} = 2 k\Omega$$

$$P_{Zmax} = V_Z \cdot I_{Zmax} = 10 \times 15 = 150 \text{ mW}$$

$$I_{Lmax} = I_Z / R_{Lmin} = \frac{10 \text{ V}}{0.5 k} = 20 \text{ mA}$$

** If $I_{Zmin} \neq 0$

Then:


$$R_{Lmin} = \frac{V_Z}{I_{Lmax}}$$

where:


$$I_{Lmax} = I_R - I_{Zmin}$$

iii) Fixed R_L and Variable V_i :

For Fixed R_L , Z-D can maintain a Fixed Voltage across R_L (V_Z) when V_i varies from $V_{imin} \rightarrow V_{imax}$.



The range of V_i over which Z-D is "ON" depends on Z-D parameters, for certain values of R & R_L .



V_{imin} : when Z-D is OFF ($I_{Zmin} = 0$)

the value of Voltage across Z-D is $V = \frac{V_i \cdot R_L}{R_L + R}$

the value of V_i which makes $V = V_Z$ is V_{imin}

i.e. $V = V_Z = \frac{V_{imin} \cdot R_L}{R_L + R} \rightarrow V_{imin} = \frac{(R_L + R) V_Z}{R_L}$ (1)

V_{imax} : The value of V_{imax} is determined by I_{Zmax} .

$$V_i = I_R \cdot R + V_Z \rightarrow V_{imax} = I_{Rmax} \cdot R + V_Z, \quad I_R = I_Z + I_L$$


and $I_L = \frac{V_Z}{R_L}$ (Fixed) so $I_{Rmax} = I_R + I_{Zmax}$

∴ $V_{imax} = [I_{Zmax} + I_L] R + V_Z$ (2)

eqn. ① is used when $I_{Zmin} = 0$


* If $I_{Zmin} \neq 0$, then $V_{imin} = [I_{Zmin} + I_L]R + V_Z$

EXA: For the cct. shown the Z-D has $V_Z = 10V$, $P_{Zmax} = 30mW$. Determine the range of V_i over which the Z-D is "ON"



* Sketch V_L versus V_i ? * Recalculate V_{imin} when $I_{Zmin} = 1mA$

$$V_{imin} = \frac{(R_L + R)V_Z}{R_L} = \frac{(2+10) \times 10}{10} = 12V$$



$$V_{imax} = (I_{Zmax} + I_L)R + V_Z$$

$$I_{Zmax} = \frac{P_{Zmax}}{V_Z} = \frac{30}{10} = 3mA$$

$$I_L = \frac{V_Z}{R_L} = \frac{10V}{10k} = 1mA$$

$$V_{imax} = [3+1] \times 2 + 10 = 18V$$

* when $I_{Zmin} = 1mA$, then: $V_{imin} = (I_{Zmin} + I_L)R + V_Z$

$$V_{Zmin} = (1+1) \times 2 + 10 = 14V$$

EXA: "Combination of Z-D with normal diode"

Determine I_Z , I_D , V_1 , V_2 , P_Z :

Given: $V_D = 0.7V$, $V_Z = 6.3V$.

Assume all diodes "ON"

* KVL For the cct:

$$-28 + 3I + V_D + V_Z + V_D + V_Z + I \times 4 = 0$$


$$I = I_Z - I_D = \frac{28 - (0.7 + 6.3 + 0.7 + 6.3)}{7k} + \frac{V_2}{7k}$$

$$I = I_Z = I_D = 2mA$$

$$V_1 = 28 - 2 \times 3 - 0.7 = 21.3V$$

$$V_2 = 0.7 + 6.3 = 7V$$

$$P_Z = I_Z \times V_Z = 12.6mW$$




Multiple-Diode Circuits

Circuits contains more than one diode. Diodes can be "ON" or "OFF", so analysis can be complicated. In these ccts. you have to guess the state of Diode: but remember "ON" diode has: $I_D > 0$ and "OFF" diode have $V_D < 0$ or $V_D < V_\gamma$.

EXA: For the cct. shown in Fig. the diodes have $V_\gamma = 0.7V, r_f = 0$

Calculate: $I_{D1}, I_{D2}, V_{D1}, V_{D2}, V_A$ and V_O . For V_i [4V, 1V]



① Assume $D_1 \& D_2 \Rightarrow ON$ (For $V_i = 4V$)

$$-4 + V_{\gamma 1} - V_{\gamma 2} + V_O = 0 \Rightarrow V_O = 4V$$

$$I_1 = \frac{V^+ - V_O}{R_1} = \frac{5 - 4}{5} = 0.2 \text{ mA} = I_{D2}$$

$$-4 + V_{\gamma 1} + V_A = 0 \Rightarrow V_A = 4 - V_{\gamma 1} = 3.3V$$

$$-V_A + I_2 R_2 - 5 = 0 \Rightarrow I_2 = \frac{V_A + 5}{R_2} = 0.83 \text{ mA}$$

$$I_{D1} + I_{D2} = I_2$$


$$\therefore I_{D1} = I_2 - I_{D2} = 0.83 - 0.8 = 0.03 \text{ mA}$$

Since $I_{D1} \& I_{D2} > 0 \therefore D_1 \& D_2 \Rightarrow ON$

$$V_{D1} = V_{D2} = V_\gamma = 0.7V$$

2) For $V_i = 1V$.

Assume $D_1 \rightarrow OFF$, $D_2 \rightarrow ON$



$$I_1 = I_{D2} = I_2 = \frac{5 + 5 - V_A}{15K}$$

$$= \frac{9.3V}{15} = 0.62 \text{ mA}$$

$$-V_A + I_2 R_2 - 5 = 0$$

$$V_A = I_2 R_2 - 5 = 0.62 \times 10 - 5 = 1.2V$$

$$-1 + V_{D1} + 1.2 = 0$$

$$V_{D1} = 1 - 1.2 = -0.2V$$

∴ D_1 is really "OFF", $I_{D1} = 0$


$$V_o = 5 - I_1 R_1 = 5 - 0.62 \times 5 = 1.9V$$

Since $I_{D2} > 0$ ∴ D_2 is really "ON"

$$V_{D2} = V_\gamma = 0.7V$$

H.W: For the cct. shown D_1 & D_2 are identical with $V_\gamma = 0.6V$, $r_f = 0$.

Calculate I_{D1} , I_{D2} , I and V_o ?




Clipping

(411)

Cutting a portion of the A.C input signal to a certain specified level. The clipper is shown in Fig.

The i/p signal can be clipped either from +ve H.C or -ve H.C depending on the direction of the diode.



The clipping level depends on the value and polarity of the D.C battery connected with diode.

* EXAMPLE: Given $V_D = 0.6V$, $V_B = 1.4V$. Draw $V_o(t)$ for the indicated input.


Solution:

* For the +ve H.C of V_i , Diode is F.W and eqn. ckt. is shown

$$V_i + i_D R + V_D + V_B = 0$$

$$\therefore i_D = \frac{V_i - V_D - V_B}{R}$$

$$i_D = \frac{V_i - 2}{R}$$




(i) So when $V_i > 2$, $i_D > 0$, $D \rightarrow ON$ and $V_o = V_D + V_B = 2V$.

(ii) For $V_i < 2$, $i_D < 0$, $D \rightarrow OFF$, $V_o = V_i$
i.e. the o/p (V_o) will be as shown.

* For -ve H.C of V_i , $D \rightarrow Rev$

$$\text{So } i_D = 0, V_o = V_i$$


In this H.C ($V_o = V_i$)



* The type of clipping is positive clipping.

* The clipping level is $+2V$


* The shape of the input signal is changed.



EXA 2: For the ckt. shown draw $V_o(t)$ For the indicated input. Given

$V_r = 0.7V, V_p = 0$

① For the +ve H.C of V_i , Diode will be FW:



$$V_i + I_D R + V_r + V_B = 0$$

$$I_D = \frac{V_i - (V_r + V_B)}{R} = \frac{V_i - 3}{R}$$

① For $V_i > 0, I_D > 0$

Diode is ON,

$$-V_o + V_r + V_B = 0 \Rightarrow V_o = V_r + V_B = +3V$$


② For $V_i < 3, I_D < 0$, Diode OFF (O.C)


$$V_o = V_i \quad (-V_i + V_o = 0 \Rightarrow V_o = V_i)$$

③ For -ve H.C of V_i , D \rightarrow Reverse, $I_D \rightarrow 0$

$$V_o = V_i$$


③ For Full cycle of V_i , the o/p will be






i.e. the clipping level depends on value of V_B .


EXA 3: For the ckt. shown the diode has $V_r = 0.3V$, $V_f = 0$. Draw $V_o(t)$ for the input shown indicating type of clipping & clipping level.



① During +ve H.c of V_i
 $D \rightarrow$ Reverse \rightarrow o.c \rightarrow OFF
 $-V_i + i_D R + V_\sigma = 0$, but $i_D = 0$
 $\therefore V_o = -V_i$




② During -ve H.c of V_i
 Diode will be F.W
 $V_i + V_B + V_\sigma + i_D R = 0$
 $i_D = \frac{V_i - (V_B + V_\sigma)}{R} = \frac{V_i - 3}{R}$



① For $V_i > 3$ [$V_i > -3$ i.e. For $(-3 \rightarrow -10)$]
 Diode is ON ($i_D > 0$), $V_\sigma = -(V_B + V_\sigma) = -3V$

② For $V_i < 3$ [$V_i < -3$ i.e. $0 \rightarrow -3V$] $i_D < 0$
 Diode OFF, $V_o = V_i$

③ For a Full-Cycle of V_i the o/p will be as shown (in next page)





The type of clipping is negative clipping

and the clipping level is $-3V$

So the type of clipping depends on the direction of diode

The clipping level depends on the value and polarity of D.C Source connected with Diode



1) Rectifiers : A.c to D.c Convertors

2) Clipper

3) Clamper:

45

Clamping

Clamping: changing the D.c level of the A.c input signal to a certain specified level.

* The type of clamping (+ve or -ve) depends on the diode direction.


* The clamping level and d.c level depend on value and polarity of D.c source connected with diode (if any).

* The main difference between clipper and clamper is the capacitor.

* Consider the ckt. shown.

The D.c. level of V_i :


$$D.c. L = \frac{V_1^+ - V_1^-}{2} = \frac{10 - (-10)}{2} = 0$$



How to draw $V_o(t)$

and calculate D.c. level of $V_o(t)$ indicating type of clamping and clamping level.

1) start with Half-cycle of V_i which makes Diode F.W, replace V_i with Battery of value V_{ip} , replace diode with its model, calculate V_o and (V_c with its polarity). as follow



$$-10 + V_c + V_D + V_B = 0 \Rightarrow V_c = 6V$$


$$V_o = 4V$$

2) Consider H.C which makes $D \rightarrow OFF$
 replace Diode with O.C

46 (2)


= V_i with Battery of V_B .

calculate V_o using (V_c) calculated in (1)



$$10 + 6 + V_o = 0$$


$$\text{or } V_o = -16V$$





• This is -ve clamping with -ve level

Notice:

- 1) The shape of V_i is not changed.
- 2) The peak-to-peak value of V_i is not changed.



- 3) If the direction of Diode is changed the type of clamping will be +ve.
- 4) If the value of V_B is changed then D.C. level will be changed.




H.W
 Draw $V_o(t)$ indicating type and D.C level

$$V_r = 0.3V$$

$$V_B = 2.7V$$

EXA4: For the ckt. shown, the diode has $V_D = 0.6V$, $V_F = 0$, draw $V_o(t)$ for the indicated input.


Solution:



(i) During +ve H.c of V_i , the diode is F.W (replace it by V_D)

$$-V_i + i_D R_1 + V_D + i_D R_2 + V_B = 0$$

$$i_D = \frac{V_i - (V_D + V_B)}{R_1 + R_2} = \frac{V_i - 4}{R_1 + R_2}$$



(i) For $V_i > 4V$, $i_D > 0$, $D \rightarrow ON$

$$-V_o + V_D + i_D R_2 + V_B = 0$$

$$\therefore V_o = V_D + V_B + i_D R_2 = 4 + i_D R_2 = 4 + \frac{V_i - 4}{R_1 + R_2} \cdot R_2$$

at the instant when $V_i = 10$, $V_o = 4 + (10 - 4) \cdot \frac{2}{2+2} = 7V$

i.e when D is "ON", $V_o = 4 + (V_i - 4) \cdot \frac{2}{4} = 2 + 0.5V_i$

(ii) For $V_i < 4$, $i_D < 0$, Diode is OFF


$$i_D = 0, \boxed{V_o = V_i - i_D R_1 = V_i}$$

(2) For -ve H.c of V_i , $D \rightarrow Rev$

Diode is OFF \rightarrow open-cckt.

$$\boxed{V_o = V_i}$$

* When there is a resistance in series with Diode in output loop "No clipping"



Transfer characteristics

T.C: It is a plot of V_o versus V_i For the cct.

EXAMPLE: For the cct. shown draw the


Transfer characteristics: V_o versus V_i

① For +ve H.C of V_i

D → F.W

$$-V_i + I_D R + V_D + V_B = 0$$

$$I_D = \frac{V_i - (V_D + V_B)}{R} = \frac{V_i - 2}{R}$$




$V_D = 0.6V, V_B = 1.4V$

i) For $V_i > 2, I_D > 0, D \rightarrow ON$

$$V_o = V_D + V_B = 2V \quad \text{--- ①}$$



ii) For $V_i < 2, I_D < 0, D \rightarrow OFF$

$$V_o = V_i \quad \text{--- ②}$$



② For -ve H.C, $D \rightarrow Rev$

open-cct, $V_o = V_i$ --- ③



Bipolar Junction Transistor BJT

* BJT is a three terminal electronic device

- E → Emitter
- B → Base
- C → Collector

* It can be NPN or PNP

* It contains two P-N Junctions.

B-E Jn: Base-Emitter Junction.

B-C Jn: Base-Collector Junction.


* The arrow direction in the Emitter represents the conventional direction of Emitter current, which is the direction of hole movement

* In NPN: it is out of Emitter

* In PNP, it is "IN" Emitter.

* E, B, C are different

in area and carrier concentration.



NPN Transistor





Fig. 1 NPN Tran.



PNP Transistor




Fig. 2 PNP Tran.

* Normally the doping concentrations in E, B, C are 10^{19} , 10^{17} , $10^{15}/\text{cm}^3$ respectively, So even though both ends either P or N, the BJT is "NOT" reversible device.


* The Base is thin and has low doping level compared to Emitter, to minimize number of carriers lost by recombination in Base Regn.

* The structure, Symbols, Currents and Voltage notations with their directions and polarities are shown in Fig. 1 and Fig. 2 for NPN & PNP transistors respectively.

* Since the BJT has two PN Jns. So it can be biased in one of the following modes:

① Forward Active Mode "F.A.M."

In this mode, the B-E Jn must F.W biased and B-C Jn must be Rev. biased. Consider NPN Transistor in FAM shown in Fig. 3



Electrons and holes Currents in PNP Trans. biased in FAM.

Currents in FAM:

Since B-E Jn. is F.W biased, I_E is given by:

$$I_E = I_{E0} e^{\frac{V_{EB}}{V_T}}$$

Where V_{EB} is the voltage between E and B.

with E is +ve with respect to base.

The collector current I_C is the major Component of I_E and is given by:

$$I_C = \alpha I_E = I_S e^{\frac{V_{EB}}{V_T}} \quad (0.95 < \alpha < 1)$$

Where α is Current gain in Common-Base ckt.

$$I_B = I_{B1} + I_{B2}$$

where I_{B1} : diffusion components, electrons flow from base to Emitter.

I_{B2} : Compensation components, compensate electrons lost in recombination in base.

I_{B1} & I_{B2} relate exponentially with V_{EB}

$$I_B = I_{B0} e^{\frac{V_{EB}}{V_T}} = \frac{I_S}{\beta} e^{\frac{V_{EB}}{V_T}}$$

where β is the Common-Emitter Current gain of the PNP device.

Currents relation in FAM:

The following relations are satisfied:

$$I_E = I_C + I_B \quad \text{--- (1)}, \quad I_C = \beta I_B \quad \text{--- (2)}$$

$$I_E = (1 + \beta) I_B \quad \text{(3)}, \quad I_C = \left(\frac{\beta}{1 + \beta} \right) I_E = \alpha I_E \quad \text{(4)}$$

where $\alpha = (\beta / \beta + 1)$.

(4)

where α : Current-gain in C.B ccts. and it is close to (1).

$$\alpha = \frac{\beta}{\beta + 1}, \text{ for } \beta = 100, \alpha = \frac{100}{101} = 0.99.$$

$$\text{and For } \alpha = 0.98, \beta = \frac{\alpha}{1 - \alpha} = \frac{0.98}{1 - 0.98} = 49$$

Summary of BJT operation, (In FAM)

In F.W biased B-E J_n , the maj. Carriers are forced to cross the J_n and be in Base Regn., the Rev. bias B-C J_n will collect the maj. Carrier from base due to an E-field on Collector. Very Small Component will be lost in base by recombination.

As long as B-E \rightarrow F.W & B-C \rightarrow Rev., the Emitter will continue emitting maj. Carriers and Collector collect them. Creating a Current flowing conventionally out of E in NPN and IN E - For PNP. (

(2) Saturation Mode:

In this mode B-E J_n is F.W, B-C J_n is F.W the BJT behaves as a closed-switch with $I_c > 0$ and $V_{CE} < V_{CE(sat)}$ or < 0 (For Ideal BJT)

③ Cut-off mode:

5

The BJT will be in this mode when:

B-E J_n : Reverse Bias, B-C $J_n \rightarrow$ Rev. Bias.


The BJT will behave as an open-switch with

$I_c = 0$, $V_{CE} > 0$ depends on ckt.

Here: B-E J_n is Rev. also B-C J_n .

So $I_c = 0$, $V_{CE} = V_{CC} - I_c R_c$


So $V_{CE} = V_{CC}$.



④ Inverse F.A.M




In this mode B-E \rightarrow Rev. & B-C \Rightarrow F.W

the BJT has certain Applications.





BJT Configurations (Connections)

Since BJT is a three-terminal device, so it can be connected in ONE of the followings config. as an Amplifier.



Current-Voltage Characteristics

It is a plot of transistor current versus transistor voltage for the output loop. It is related to the device itself. For the Common-Emitter ckt, configuration shown in Fig. with NPN BJT.




For this configuration (C.E ckt) It is a plot of Collector Current I_c (mA) versus Collector-Emitter Voltage V_{CE} (V) for constant values of Base Current I_B (μA).

Normally it is given in data sheet of each BJT, or can be obtained experimentally in the Lab.


Breakdown Voltage

We can't increase the value of V_{CE} indefinitely, at a certain value the BJT will be breakdown this is given in data sheet as BV_{CEO} measured at $I_B = 0$, as I_B level increase $[BV_1 < BV_2 < BV_3]$ breakdown happen earlier



D.C Analysis of BJT circuits

When the BJT in F.A.M, it can be represented by the D.C model shown.



NPN in F.A.M

D.C equivalent ckt.

EXA 1:

For the ckt. shown, the BJT has: $\{ V_{CE(sat)} = 0.3V, \beta = 100, V_{BE(on)} = 0.6V \}$
 Calculate I_B, I_C, I_E, V_{CE} and power dissipation P_D on the transistor when $V_{BB} = 4V, 8V, 0.5V$

① For $V_{BB} = 4V$

Write KVL for B-E loop:

$$-V_{BB} + I_B R_B + V_{BE} = 0$$

$$\therefore I_B = \frac{V_{BB} - V_{BE}}{R_B} = \frac{(4 - 0.6)V}{200k}$$

$$I_B = 0.017 mA, I_C = \beta I_B = 100 \times 0.017$$

$$\therefore I_C = 1.7 mA, I_E = I_B + I_C = 1.717 mA \text{ or } I_E = (\beta + 1) I_B$$

$$-10 + I_C R_C + V_{CE} = 0$$


$$\therefore V_{CE} = 10 - I_C R_C = 10 - 1.7 \times 3 = 4.9V$$

Since $I_B > 0$ \therefore B-E Jn F.W & Since $V_{CE} > V_{BE}$

\therefore B-C Jn is Rev. So the BJT in F.A.M

$$P_D = I_C V_{CE} + I_B V_{BE} \text{ but } I_C \gg I_B \text{ \& } V_{CE} \gg V_{BE}$$

$$\therefore P_D \approx I_C V_{CE} = 1.7 (mA) \times (4.9)V = 8.33 mW.$$



ii) For $V_{BB} = 8V$.


Assume the BJT in F.A.M.:

Write KVL For B-E loop:

$$-8 + I_B R_B + V_{BE} = 0$$

$$I_B = \frac{(8 - 0.6)V}{200k} = 0.037 \text{ mA}$$

$$I_C = \beta I_B = 100 \times 0.037 = 3.7 \text{ mA}$$



$$V_{CE} = 10 - I_C R_C = 10 - 3.7 \times 3 = 1.11V ?$$

Since $I_B > 0 \Rightarrow$ B-E J_n is F.W

and $V_{CE} < V_{BE} \Rightarrow$ B-C J_n is F.W

So the BJT in Saturation mode-

So $V_{CE} = V_{CE(sat)} = 0.3V$ (Given in data sheet)

$$I_C = I_C(sat) = \frac{10 - V_{CE(sat)}}{R_C} = \frac{(10 - 0.3)V}{3k} = 3.233 \text{ mA}$$

$$I_E = I_C(sat) + I_B = 3.233 + 0.017 = 3.25 \text{ mA}$$

$$P_D = I_C V_{CE} + I_B V_{BE} \text{ (because } V_{CE} < V_{BE}, I_C \gg I_B)$$

$$P_D = 3.233 \times 0.3 + 0.017 \times 0.7 = 0.9699 + 0.0119 = 0.9818 \text{ mW}$$

* When BJT in Sat. mode

i) $I_C V_{CE} \gg I_B V_{BE}$

ii) $\frac{I_C}{I_B} < \beta$, $\frac{I_C(sat)}{I_B} = \beta_{\text{Forced}} = \frac{3.233}{0.037} = 87.4$


iii) For $V_{BB} = 0.5V$

$$-0.5 + I_B R_B + V_{BE} = 0, I_B = \frac{(0.5 - 0.6)}{R_B} < 0$$

\therefore B-E J_n is Rev. \therefore BJT is OFF

$$I_C = 0, I_B = 0, I_E = 0, V_{CE} = 10 - I_C R_C = 10V$$

$$P_D = 0$$



D.C Load line and Q-point


9

D.C. L.L is a straight line drawn on transistor characteristic characteristic (I_C vs V_{CE}) represents the relation between (I_C and V_{CE}) For the BJT in the ckt.

EXA: For the ckt. shown, the BJT has $V_{BE} = 0.7V$ and $\beta = 100$.

1) Calculate I_B , I_C , V_{CE} & P_D

2) Draw D.C.L.L, indicate its slope and Q-point position.



①

$$-5 + 43I_B + V_{BE} = 0$$

$$I_B = \frac{(5 - 0.7)V}{430k} = 0.01 \text{ mA}$$

$$I_C = \beta I_B = 100 \times 0.01 = 1 \text{ mA}$$

$$-10 + 5I_C + V_{CE} = 0$$

$$\therefore V_{CE} = 10 - 5 \times 1 = 5V$$

$$\therefore I_C = I_{CQ} = 1 \text{ mA}$$

$$V_{CE} = V_{CEQ} = 5V$$

\therefore Q-pt (V_{CEQ} , I_{CQ})

Q-pt (5V, 1mA)

② D.C.L.L: Write KVL For

$$C-E \text{ loop: } -V_{CC} + I_C R_C + V_{CE} = 0$$

$$\therefore I_C = \frac{V_{CC} - V_{CE}}{R_C} \quad \text{--- (1)}$$

$$y = b + mx$$

$$\therefore \text{slope} = m = -\frac{1}{R_C}$$

$$\text{OR } V_{CE} = V_{CC} - I_C R_C \quad \text{--- (2)}$$

when $m = -\frac{1}{R_C}$

Draw D.C.L.L


① From eqn. ① or ②

(i) For $I_C = 0$, $V_{CE} = V_{CC} = 10V$
 $P_1 (10V, 0 \text{ mA})$

(ii) For $V_{CE} = 0$

$$I_C = \frac{V_{CC}}{R_C} = \frac{10V}{5k} = 2 \text{ mA}$$


$\therefore P_2 (0V, 2 \text{ mA})$.



D.C.L.L

Analysis of D.C ckt. using PNP Transistor:

For the ckt. shown, the BJT has: $\beta = 100$
 $V_{EB} = 0.6V$



Calculate I_B, I_C, I_E, V_{EC} & P_D

Solution:

Assume the BJT in FAM

KVL For E-B loop,

$$-5 + V_{EB} + I_B R_B + 1.5 = 0$$

$$\therefore I_B = \frac{5 - 0.6 - 1.5}{580k} = 0.005mA = 5\mu A$$

$$I_C = \beta I_B = 100 \times 0.005 = 0.5mA$$

$$V_C = I_C R_C = 0.5 \times 5 = 2.5V$$

$$-5 + V_{EC} + I_C R_C = 0 \quad \therefore V_{EC} = 2.5V$$

Since $I_B > 0 \therefore$ B-E $J_n \Rightarrow$ F.W and $V_{EC} > V_{EB}$

\therefore B-C J_n is Rev. \therefore BJT in F.A.M.


Commonly used D.C. cct.

For the cct. shown in Fig. the BJT parameters are: $V_{BE(ON)} = 0.7V$, $\beta = 100$

1) Calculate $I_B, I_C, I_E, V_C, V_E, V_B, V_{CE}$

2) Write D.C. L.L. eqn,

find its slope and draw D.C. L.L. indicating Q-pt. position.



Solution:

Assume the BJT in F.A.M.

$$I_B R_B + V_{BE} + (\beta + 1) I_B R_E - 5 = 0 \quad (\text{KVL For B-E loop})$$

$$I_B = \frac{(5 - 0.7)V}{R_B + (\beta + 1)R_E} = \frac{4.3V}{26 + 101 \times 4} = \frac{4.7V}{430k} = 0.01 \text{ mA}$$

$$I_C = \beta I_B = 100 \times 0.01 = 1 \text{ mA}, \quad I_E = (\beta + 1) I_B = 1.01 \text{ mA}$$

$$-9 + I \cdot R_C + V_{CE} + I_E R_E - 5 = 0$$

$$\therefore V_{CE} = 14 - I R_C - I_E R_E = 14 - 1.01 \times 4 - 3I = 9.96 - 3I$$

To Find I we must write KCL at Node (C)

$$I = I_C + I_L \Rightarrow \frac{9 - V_C}{3k} = 1 + \frac{V_C}{6k}$$

$$18 - 2V_C = 6 + V_C$$

$$12 = 3V_C \Rightarrow V_C = 4V \Rightarrow I = \frac{9 - 4}{3} = 1.67 \text{ mA}, \quad I_L = 0.67 \text{ mA}$$

$$\therefore V_{CE} = 9.96 - 1.67 \times 3 = 4.96V$$


$$P_D = I_C V_{CE} = 4.96 \text{ mW}$$

$$-V_E + I_E R_E - 5 = 0 \Rightarrow V_E = I_E R_E - 5 = -0.96V$$

$$I_B R_B + V_B = 0 \Rightarrow V_B = -I_B R_B = -0.26V$$

OR: From $V_{BE} = V_B - V_E \Rightarrow V_B = V_{BE} - V_E = -0.26V$

To Write D.C.L.L eqn.
 we must make the cct. as
 shown in Fig. (i.e Convert
 R_c, R_L and V_{cc} into Thevenin cct.



Where:

$$R_{th} = R_c // R_L = 3 // 6 = 2K\Omega$$

$$V_{th} = \frac{V_{cc} R_L}{R_c + R_L} = \frac{9 \times 6}{9} = 6V$$

(i.e make open cct. at collector and look from collector applying Thevenin Theorem¹³)

Now: Write KVL For C-E loop:

$$-V_{th} + I_C R_{th} + V_{CE} + I_E R_E - 5 = 0$$

but $I_E = \frac{\beta + 1}{\beta} I_C$ (make I_E interms of I_C) !!!

$$V_{CE} = 11 - I_C \left(R_{th} + \frac{\beta + 1}{\beta} R_E \right) \text{ D.C.L.L eqn.}$$

∴ The slope is: $-\frac{1}{\left(R_{th} + \frac{\beta + 1}{\beta} R_E \right)}$

Q-pt: $V_{CEQ} = V_{CE} = 4.96V, I_{CQ} = I_C = 1mA$

* Plot D.C.L.L:


From D.C.L.L eqn.

(i) For $I_C = 0, V_{CE} = 11V$

$P_1(11V, 0mA)$

(ii) For $V_{CE} = 0, I_C = \frac{11}{6} = 1.83$

$P_2(0V, 1.83mA)$



BJT Biasing


When the BJT is required to be used, as an Amplifier, it must be biased in F.A.M and apply the signal to be amplified. Normally it is required to separate A.C from D.C. Two biasing ccts. are used:

① Single Base Resistor Biasing

C_B is used to isolate D.C from A.C

R_B: Control the base current I_B

R_C: Control C-E Voltage V_{CE}



EXA: For the cct. above calculate

① I_B, I_C, V_{CE} When β is varied

From 100 \rightarrow 200

② Calculate $\Delta I_C / I_C$ & $\Delta V_{CE} / V_{CE}$ corresponding to change in β .

* For D.C Analysis, C \rightarrow open-cct ($X_C = \infty$)

$$-10 + I_B R_B + V_{BE} = 0$$

$$I_B = \frac{V_{CC} - V_{BE}}{R_B} = \frac{(10 - 0.7)V}{930k} = 0.01mA$$

① For $\beta = 100$, $I_C = \beta I_B = 1mA$

$$-V_{CC} + I_C R_C + V_{CE} = 0$$

$$\therefore V_{CE} = 10 - I_C R_C = 10 - 1 \times 4 = 6V$$

(ii) For $\beta = 200$, $I_C = \beta I_B = 200 \times 0.01 = 2 \text{ mA}$


$V_{CE} = 10 - I_C R_C = 10 - 2 \times 4 = 2 \text{ V}$

$\Delta I_C \% = \frac{I_{C2} - I_{C1}}{I_{C1}} \times 100 \% = \frac{2 - 1}{1} \times 100 \% = 100 \%$

$\Delta V_{CE} \% = \frac{V_{CE2} - V_{CE1}}{V_{CE1}} \times 100 \% = \frac{(2 - 6)}{6} \times 100 \% = -66.6 \%$

This means: For this ckt. when β is increased by 100% (100 \rightarrow 200), I_C is increased by 100% and V_{CE} decreases by 66%, which indicates:
 "The Q-pt. is very sensitive to β variation OR this ckt. has poor bias stability."

Consider the D.C. L.L and Q-pt. position.



where Q-pt move up toward sat. point.


Q-pt is changed dramatically with β -variation.

* This is NOT desired in Amplifier design

which may cause distortion in A.C output signal.

(2) Voltage-divider biasing ckt.

Fig. 2




Compared to Single-Base Resistor ckt. this ckt. replaced R_B by two resistors R_1 & R_2 also R_E is used in Emitter. We will see the advantages of this ckt. From the following Examp

EXA: For the ckt. shown, the BJT has $V_{BE(ON)} = 0.7V$. Calculate I_B, I_C, I_E, V_{CE} .
 When β is changed from (100 \rightarrow 200)
 (2) Calculate $\Delta I_C\%$ and $\Delta V_{CE}\%$ when β varies from 100 \rightarrow 200.

Solution: To analyze this ckt. it is required to convert the base-ckt. into Thevenin equivalent ckt. (seen beside the original ckt).
 where: $R_{th} = R_1 \parallel R_2$, $V_{th} = \frac{V_{CC} R_2}{R_1 + R_2}$

" R_{th} when $V_{CC} = 0$ " " V_{th} when V_{CC} is present"

For this example: $V_{th} = \frac{12 \times 12}{12 + 60} = 2V$
 $R_{th} = 60 \parallel 12 = 10 k\Omega$



To Find I_B : Write KVL For B-E loop.

$-V_{th} + I_B R_{th} + V_{BE} + I_E R_E = 0$
 but $I_E = (\beta + 1) I_B$ "For $\beta = 100$ "

or $-V_{th} + I_B (R_{th} + (\beta + 1) R_E) + V_{BE} = 0$
 $I_B = \frac{(V_{th} - V_{BE})}{[R_{th} + (\beta + 1) R_E]} = \frac{(2 - 0.7)V}{(10 + 101 \times 0.4) k} = 25.8 \mu A$

$I_C = \beta I_B = 100 \times 0.0258 = 2.58 mA$

$-V_{CC} + I_C R_C + V_{CE} + I_E R_E = 0$ | $I_E = (\beta + 1) I_B$
 $V_{CE} = V_{CC} - I_C R_C - I_E R_E = 12 - 2.58 \times 1 - 2.6 \times 0.4 = 8.38 V$

(ii) For $\beta = 200$

$$I_B = \frac{(2 - 0.7)V}{10 + 201 \times 0.4} = \frac{1.3V}{90.4k} = 0.0144 \text{ mA}$$

$$I_C = \beta I_B = 200 \times 0.0144 = 2.88 \text{ mA}$$

$$I_E = (\beta + 1) I_B = 2.89 \text{ mA}$$

$$V_{CE} = V_{CC} - I_C R_C - I_E R_E = 12 - 2.88 \times 1 - 2.89 \times 0.4 = 7.96 \text{ V}$$


$$\Delta I_C \% = \frac{I_{C2} - I_{C1}}{I_{C1}} \times 100 \% = \frac{2.88 - 2.58}{2.58} \times 100 \% = 11 \%$$

$$\Delta V_{CE} \% = \frac{V_{CE2} - V_{CE1}}{V_{CE1}} \times 100 \% = \frac{7.96 - 8.38}{8.38} \times 100 \% = -5 \%$$

This indicates that when β is increased by 100% I_C increased by only 11% and V_{CE} decreased by 5% only. i.e this cct has Q-pt which is less dependant on β . (See Fig. shown)

This means: This cct. has a very good bias stability. Hence R_E is used to stabilise Q-pt against β -variation.

only very small change in Q-pt position which very desired and preferable in Amplifier design.



Bias Stable Condition

Consider the voltage divider cct. discussed later and expression of $I_B = \frac{V_{th} - V_{BE}}{R_{th} + (\beta + 1)R_E}$

Since $I_C = \beta I_B$, $\therefore I_C = \frac{\beta(V_{th} - V_{BE})}{R_{th} + (\beta + 1)R_E}$

IF $R_{th} \ll (\beta + 1)R_E$ and $\beta \gg 1$ then: $I_C \approx \frac{V_{th} - V_{BE}}{R_E}$

This mean that I_C will be independant on β . i.e IF this condition is satisfied ($R_{th} \ll (\beta + 1)R_E$ & $\beta \gg 1$) then Q-pt will be independant on β and the cct. will be bias-stable. So:

① For a voltage divider cct. when $R_{th} \leq 0.1(\beta + 1)R_E$ the cct. is bias-stable

② For design a bias-stable cct. choose $R_{th} = 0.1(\beta + 1)R_E$


EXAMPLE: Design a bias-stable cct. to have $I_{CQ} = 1\text{mA}$, $V_{CEQ} = 5$. Use a BJT with $\beta = 100$, $V_{BE} = 0.7\text{V}$, $R_E = 0.2\text{k}\Omega$, $V_{CC} = 10\text{V}$ (Hence Find R_1, R_2, R_C).

RE? KVL For C-E loop.
 $-10 + I_C R_C + V_{CE} + I_E R_E = 0$

$I_C R_C = 10 - V_{CE} - I_E R_E$

$I_E = (\beta + 1) I_C = 1.01\text{mA}$

$R_C = \frac{10 - 5 - 1.01 \times 0.2}{I_C} = 4.798\text{k}\Omega$



To Find R_1 & R_2 ??

Remember Thevenin eqn. cct.


Where: $R_{th} = R_1 // R_2$, $V_{th} = V_{cc} \cdot \frac{R_2}{R_1 + R_2}$

For a bias-stable:

Choose $R_{th} = 0.1(\beta + 1) R_E$

∴ choose $R_{th} = 0.1(101)0.2 = 2.02 K\Omega$

$R_1 V_{th} = \frac{V_{cc} R_2}{R_1 + R_2} \times R_1 \rightarrow R_{th}$



∴ $R_1 = \frac{V_{cc} R_{th}}{V_{th}}$

and $V_{th} = I_B R_{th} + V_{BE} + I_E R_E$ & $I_B = \frac{I_C}{\beta} = 0.01 \text{ mA}$

∴ $V_{th} = 0.01 \times 2.02 + 0.7 + 1.01 \times 0.2 = 0.9222 \text{ V}$


∴ $R_1 = \frac{10 \text{ V}}{0.9222 \text{ V}} \times 2.02 = 21.9 K\Omega$

but $R_{th} = R_1 // R_2 = \frac{R_1 \cdot R_2}{R_1 + R_2}$

∴ $R_2 = \frac{R_1 \cdot R_{th}}{R_1 - R_{th}} = \frac{21.9 \times 2.02}{21.9 - 2.02} = 2.225 K\Omega$

EXAMPLE: For the cct. shown, Find R_{th} , V_{th} , I_{CQ} &

V_{CEQ} . ② Write D.C. L.L eqn and Find slope? Draw P.C.L.L




$I_1 + I_3 = I_2$

$$\frac{3 - V_{th}}{20} + \frac{10 - V_{th}}{60} = \frac{V_{th} + 4}{30}$$

$$9 - 3V_{th} + 10 - V_{th} = 2V_{th} + 8$$

$$11 = 6V_{th}$$

∴ $V_{th} = \frac{11}{6} = 1.83 \text{ V}$



$$R_{th} = R_1 \parallel R_2 \parallel R_3 = 10k\Omega$$

$$-V_{th} + I_B R_{th} + V_{BE} + I_E R_E - 5 = 0 \quad \beta = 50, V_{BE} = 0.6V$$

but $I_E = (\beta + 1) I_B$

$$\therefore I_B = \frac{V_{th} + 5 - V_{BE}}{R_{th} + (\beta + 1) R_E} = \frac{(1.83 + 5 - 0.6)V}{(10 + 51 \times 1)k} = 0.102 mA$$

$$I_C = \beta I_B = 50 \times 0.102 = 5.1 mA$$

$$I_E = (\beta + 1) I_B = 51 \times 0.102 = 5.202 mA$$

To find V_{CE} , write KVL for C-E loop.

$$-V_{CC} + I_C R_C + V_{CE} + I_E R_E - 5 = 0$$

$$\therefore V_{CE} = 10 + 5 - 5.1 \times 1.2 - 5.202 \times 1 = 3.678 V$$

* Since $I_B > 0$, $V_{CE} > V_{BE}$ \therefore BJT in F.A.M.

D.C.L.L eqn.

$$-V_{CC} + I_C R_C + V_{CE} + I_E R_E - 5 = 0$$

but $I_E = \left(\frac{\beta + 1}{\beta}\right) I_C$

$$\therefore V_{CE} = 5 - I_C R_C - \left(\frac{\beta + 1}{\beta}\right) R_E I_C$$


$$\therefore V_{CE} = 5 - I_C \left(R_C + \frac{\beta + 1}{\beta} R_E \right) \quad \text{--- (1)}$$

$$\therefore \text{slope} = - \frac{1}{R_C + \frac{\beta + 1}{\beta} R_E}$$

From D.C.L.L eqn. (1)

when $I_C = 0$, $V_{CE} = 5V \Rightarrow P_1 (5V, 0mA)$

when $V_{CE} = 0$, $I_C = \frac{5}{1.2 + 1} = 6.8mA$, $P_2 (0, 6.8mA)$



Multistage Circuits

These ccts. contain more than ONE transistor which can be of the same type (PNP) or (NPN) or two types (NPN & PNP). These can be connected as "Cascade Connection" or "Cascode Connection"

① Cascade Multistage:

Consider the cct. shown

"Q₁ & Q₂ are identical


BJTs with $\beta = 100$

$V_{BE} = 0.6V, V_{CE(sat)} = 0.3V$

Calculate:

$I_{B1}, I_{C1}, V_{CE1}, P_{D1}$


$I_{B2}, I_{C2}, V_{CE2}, P_{D2}$



Solution: For D.C Analysis all caps. are open.

$$R_{th} = R_1 // R_2 = 120 // 60 = 40k\Omega$$

$$V_{th} = \frac{10 \times 60}{180} = 3.33V$$



$$-V_{th} + I_{B1} R_{th} + V_{BE} + (\beta + 1) I_{B1} R_{E1} = 0$$

$$\therefore I_{B1} = \frac{V_{th} - V_{BE}}{R_{th} + (\beta + 1) R_{E1}} = \frac{(3.33 - 0.6)V}{(40 + 101 \times 0.1)k} = 0.0525mA$$

$$I_{C1} = \beta I_{B1} = 100 \times 0.0525 = 5.25mA$$

$$I_{E1} = (\beta + 1) I_{B1} = 5.3mA \quad V_{CE1} = 10 - I_{C1} R_C = 10 - 5.3 \times 0.1$$

$$-10 + I_{C1} R_C + V_{CE1} + I_{E1} R_{E1} = 0 \quad \boxed{V_{CE1} = 9.47 - I_{C1} R_C}$$

Cascode Multistage

The cct. shown is called Cascode in which two transistors are used ONE on the top of other. To perform the D.C analysis or design follow the following example.

EXA: Design the cct. shown in Fig. to have the following specifications: $V_{CE1} = V_{CE2} = 3V$
 $I_{C1} = I_{C2} = 1mA$. the Current $I = 0.1mA$. Given BJTs with $V_{BE} = 0.7V$.

Solution:

To performe D.C analysis or design

"For this cct. Assume $I_C = I_E$

R_C ? KVL For C-E loop.

$$-12 + I_C R_C + V_{CE1} + V_{CE2} + I_{C2} R_E = 0$$

$$\therefore I_C R_C = 12 - 3 - 3 - 1 \times 2 = 4V$$

$$\therefore R_C = \frac{4V}{1mA} = 4K\Omega$$

$$R_3 = \frac{V_{B1}}{I}, \quad V_{B1} + V_{BE1} + I E R_E = 0$$

$$V_{B1} = \frac{I}{I} V_{BE1} + I C R_E = 0.7 + 1 \times 2 = 2.7V$$

$$\therefore R_3 = \frac{2.7V}{0.1mA} = 27K\Omega$$



$$R_2 = \frac{V_{B2} - V_{B1}}{I}$$

$$-V_{B2} + V_{BE2} + V_{CE1} + I E R_E = 0$$

$$\therefore V_{B2} = 0.7 + 3 + 1 \times 2 = 5.7V$$

$$\therefore R_2 = \frac{(5.7 - 2.7)V}{0.1mA} = 30K\Omega$$

$$R_1 = \frac{V_{CC} - V_{B2}}{I} = \frac{12 - 5.7}{0.1mA} = 63K\Omega$$



To check the answer, you must check that:

$$\frac{V_{CC}}{I} = R_T = R_1 + R_2 + R_3$$

$$\frac{12V}{0.1} = 63 + 30 + 27$$

120K = 120K ∴ Answer is Correct.

Other D.c ccts Analysis's

EXA: Given $\alpha = 0.99$ determine: V_E

$I_E, I_B, I_C, V_{EC}, V_E, V_C$

KVL For B-E loop:

$$-10 + I_E R_E + V_{EB} = 0$$

$$\therefore I_E = \frac{(10 - 0.7)V}{3K} = 3.1 \text{ mA}$$


$$I_C = \alpha I_E = 0.99 \times 3.1 = 3.069 \text{ mA}$$

$$\beta = \frac{\alpha}{1 - \alpha} = \frac{0.99}{1 - 0.99} = 99$$

$$V_{EB} = 0.7V$$

$$\alpha = 0.99$$

Fig. 3



$$I_B = \frac{I_E}{\beta + 1} = \frac{3.1 \text{ mA}}{99 + 1} = 0.031 \text{ mA}$$

$$-10 + I_E R_E + V_{EC} + I_C R_C - 10 = 0$$

$$\therefore V_{EC} = 20 - 3.1 \times 3 - 3.069 \times 2 = 4.562 \text{ V}$$

Since $V_{EC} > V_{EB}$ ∴ B-C Jn is Rev.

& $I_B > 0$ ∴ B-E Jn is F.W

∴ BJT in FAM.

$$-V_E + V_{EB} = 0 \Rightarrow V_E = V_{EB} = 0.7V$$

$$-V_C + I_C R_C - 10 = 0 \Rightarrow V_C = I_C R_C - 10 = -3.862V$$

$$\therefore V_{EC} = V_E - V_C = 0.7 - (-3.862) = 4.562V$$

VEE = +5V


EXA.

For the cct. shown, the BJT has: $\beta = 100$, $V_{EB} = 0.6V$

① Calculate: I_E, I_B, I_C, V_C, V_E

② Is the cct. bias-stable?
Solution:

Fig. 4



$R_{th} = R_1 // R_2 = 38 // 38 = 19k\Omega$

$V_{th} = \frac{V_{EE} \cdot R_2}{R_1 + R_2} = \frac{5 \times 38}{76} = 3V$

KVL For E-B loop:

$-6 + I_E R_E + V_{EB} + I_B R_{th} + V_{th} = 0$

$I_E = (\beta + 1) I_B$

$I_B = \frac{6 - 3 - 0.6}{(\beta + 1) R_E + R_{th}} = \frac{2.4V}{120k}$

$I_B = 0.02mA, I_C = \beta I_B = 2mA$

$I_E = (\beta + 1) I_B = 2.02mA$

$V_E = 6 - I_E R_E = 6 - 2.02 \times 1 = 3.98V$

$V_C = I_C R_C = 2 \times 1.2 = 2.4V$

$V_{EC} = V_E - V_C = 3.98 - 2.4 = 1.58V$

Since $I_B > 0, V_{EC} > V_{EB}$ \therefore BJT in F.A.M.

② For a bias-stable condition.


Check For " $R_{th} \leq 0.1(\beta + 1) R_E$ "

$38 // 38 \leq 0.1(101) \times 1$

$19k\Omega \leq 10.1k\Omega$
(L.H.S) (R.H.S)

Since $19k \not\leq 10.1k\Omega$ \therefore The cct. is NOT bias-stable.

Fig. 5



now 104

EXAMPLE 1 (25)

EXA: 5.17


$$V_{th} = \frac{(V^+ - V^-) R_2 R_1}{R_1(R_1 + R_2)} + (V^-)$$

$$= \frac{(V^+ - V^-) R_{th}}{R_1} + (V^-)$$

$$R_E = \frac{V_{RE}}{I_E} = \frac{1V}{0.5} = 2k$$

$$R_{th} = 0.1(81) \times 2 = 16.2k$$

$$V_{th} = \frac{18 R_{th}}{R_1} - 9 \quad (1)$$



but $V_{th} = 9 - V_{EB} - I_E R_E - I_B R_{th}$

$$= 9 - 0.7 - 1 - \frac{0.5}{80} \times 16.2 = 7.2V$$



$$V_{th} + 9 = \frac{18 R_{th}}{R_1}$$

$$\therefore R_1 = \frac{18 \times 16.2}{16.2} = 18k\Omega$$

$$\therefore R_2 = \frac{R_1 \cdot R_{th}}{R_1 - R_{th}} = \frac{18 \times 16.2}{18 - 16.2} = 162k\Omega$$

$$-9 + I_E R_E + V_{EC} + I_C R_C - 9 = 0$$

$$\therefore R_C = \frac{18 - 7 - 1}{0.5mA} = 20k\Omega$$



Design the cct. such that $V^+ = 9V$, $I_{CQ} = 0.5mA$, $V_{RE} = 1V$, $V_{EC} = 7V$, Given $\beta = 80$, $V_{EB} = 0.7V$, (R_1, R_2, R_E, R_C) ?
 "Such that It is bias-stable"


EXAMPLE

*2

26

2.55 page 121

Given $V_D = 0.7V$ For each diode +10V.
Determine I_{D1} , I_{D2} , V_O , V_{D1} , V_{D2}




Solution: Since D_1 has +10V on its anode and D_2 has -15V on anode side

So Assume $D_1 \rightarrow ON$, $D_2 \rightarrow OFF$

$$-10 + R_1 I + V_{D1} = 0$$

$$\text{or } I = I_{D1} = \frac{10 - V_D}{10k} = 0.93 \text{ mA}$$

$$I_{D2} = 0 \text{ (Assumed OFF)}$$



$$-10 + [R_1 - V_{D2} - I_{D2} R_2] - 15 = 0$$

$$V_{D2} = -25 + 0.93 \times 10 = -15.7V$$

Since $V_{D2} < 0$ so D_2 is indeed OFF, $I_{D2} = 0$

$$-V_O - I_{D2} R_2 - 15 = 0$$

$$\text{or } V_O = -15V$$

$I_{D2} = 0, V_{D2} = -15.7V$
$I_{D1} = 0.93 \text{ mA}$
$V_{D1} = 0.7V, V_O = -15V$

[29]


Field-Effect-Transistor "FET"

It is a three-terminal device, Gate, Drain and Source. The current between Drain and Source is controlled via an electric field applied perpendicular to the drain-source region created by applying a D.C voltage on the gate.

Compared to BJT:


- FET is
- ① Unipolar device, only one type of carrier consisting current, either
 - electron (in n-channel devices)
 - Holes (in p-channel devices)
 - ② $I_D = I_S$ and $I_G = 0$ in all types OF FET
 - ③ MOS is Small Size.

FETs are classified into:



* The main difference between MOSFET and JFET is " In MOSFE the Gate is isolated from drain and Source by a layer of oxide. While in JFET all terminal are meeting in a Junction.

* The difference between D-MOS (depletion MOS) and E-MOS (Enhancement MOS) is " In E-MOS the channel is enhancement channel (electronic) due to applying D.C voltage on gate) .i.e it has No physical existance. While in D-MOS, the channel is physical channel



* E-MOS: is called "normally OFF" device, because when $V_G = 0$, there is No channel, $I_D = 0$

* D-MOS: is called "Normally ON" device because even when $V_G = 0$ it is ON and $I_D > 0$

* In all FET type:

① In n-channel: the carriers are electrons, and Since electron has Negative charge so it is called ~~N-channel~~, I_D is, out of Source
N-channel $\rightarrow I_D$

② In P-channel: the carriers are Holes and their charge is positive, so they are called P-channel, I_D is inward Source $\leftarrow I_D$

MOSFET

Metal oxide Semiconductor Field-Effect Transistor

In this transistor the gate is isolated from drain and source by a layer of oxide, there are two types: ① E-MOS ② D-MOS

* N-channel Enhancement MOSFET

Structure and operation:

* The drain and source are heavily doped n^+ (n-type).

* When a positive V_{GS} is applied, it will collect all electrons from far side

and create electronic channel between S and D.

* When $+V_{DD}$ is applied on drain, this will attract


electrons and force electrons to move from source to drain

* The conventional direction is from $D \rightarrow S$, i.e. $I_G = 0$

I_D with direction out of source


So the arrow direction is out of

source which is the conventional direction of I_D , I_G is always zero.




M	→	metal	} Gate
O	→	oxide	
S	→	Semic.	

Gate Structure.



Not any value of V_{GS} will create a channel, To create a channel, V_{GS} must +ve and Greater than a certain value V_{TN} which is called Threshold Voltage and is +ve also, and given in data sheet. So $V_{GS} > V_{TN}$.

MOSFET I-V characteristic [I_D Versus V_{DS}]



From the c/c, Each line, Consists of two regions:
 $V_{DS(sat)} = V_{GS} - V_{TN}$

① Saturation Regn: In this region I_D is independent on V_{DS} & In this Regn. $V_{DS} > V_{DS(sat)}$ and

I_D is given by: $I_D = K_n (V_{GS} - V_{TN})^2$ ①

where V_{TN} : Threshold Voltage (For n-channel) and given. (in data sheet)


K_n : conduction parameter (given) For n-channel in (mA/V^2) , I_D : Drain Current (mA).

K_n is given by the following eqn.

$$k_n = \frac{W \mu_n C_{ox}}{2L} = \bar{k}_n \frac{W}{2L} \rightarrow \text{process const.}$$

Where W and L are Width & Length of channel

- μ_n : electron mobility
- C_{ox} : Gate-oxide-Capacitance
- \bar{k}_n : process parameter.



$$V_{DS(sat)} = V_{GS} - V_{TN}$$

* In this Regn. the MOSFET is used as an Amplifier

* From I_D eqn: It is clear that $I_D \propto V_{DS}$.

(2) NONsaturation Regn (Linear Regn)

In this Regn, $V_{DS} < V_{DS(sat)}$ and I_D is given by

$$I_D = k_n [2(V_{GS} - V_{TN})V_{DS} - V_{DS}^2] \quad \text{--- (2)}$$

The MOSFET is used as a Voltage-Controlled resistance

$$R_{mos} = \frac{1}{2k_n(V_{GS} - V_{TN})}$$

Since V_{TN} is constant

$k_n = \text{constant}$

So $R_{mos} \propto \frac{1}{V_{GS}}$

this means:

MOSFET can be used as a voltage-controlled Resistance.

For Small V_{DS}

V_{DS}^2 term is negligible

So $I_D \approx 2k(V_{GS} - V_{TN})V_{DS}$

$$\frac{I_D}{V_{DS}} = \frac{1}{R} = 2k_n(V_{GS} - V_{TN})$$

So $R_{mos} = \frac{1}{2k_n(V_{GS} - V_{TN})}$

* R_{mos} is Controlled Via changing V_{GS}


this application is widely used in Communication electronics.

MOSFET D.C. Ccts Analysis

EXA 1: For the cct. shown, the MOSFET parameters are:

$K_n = 1 \text{ mA/V}^2, V_{TN} = 2\text{V}.$

- 1) Calculate V_{GSQ}, I_{DQ}, V_{DSQ} and P_D .
- 2) Draw D.C. L.L eqn & label Q-pt.
- 3) Recalculate V_{GSQ}, I_{DQ}, V_{DS} when $R_D = \cancel{1K} 2.2K =$



For D.C. analysis, all caps. are open-cct. Assume the MOSFET in Saturation Regn. So:

$I_D = K_n(V_{GS} - V_{TN})^2, K_n \& V_{TN} \rightarrow \text{given}$

$V_{GS} = V_G - V_S = \frac{10 \times R_2}{R_1 + R_2} - 0 = \frac{10 \times 40}{100} - 0 = 4\text{V}$

then: $I_D = 1(4 - 2)^2 = 4\text{ mA}$

$-10 + I_D R_D + V_{DS} = 0$


$\therefore V_{DS} = 10 - 4 \times 1 = 6\text{V}$

$V_{DS}(\text{sat}) = V_{GS} - V_{TN} = 4 - 2 = 2\text{V}$

Since $V_{DS} > V_{DS}(\text{sat})$

\therefore MOSFET is in Saturation Regn.

$P_D = I_D \cdot V_{DS} = 4 \times 6 = 24\text{ mW}$



② D.C. L.L: KVL For D-S Loop:


$-10 + I_D R_D + V_{DS} = 0$ ① (D.C. L.L eqn).

$\therefore I_D = \frac{10 - V_{DS}}{R_D} \rightarrow y = b + mX \Rightarrow m = -\frac{1}{R_D}$ (Slope)

or $V_{DS} = 10 - I_D R_D \rightarrow \text{slope} = -\frac{1}{R_D}$

To draw D.C.L.L, Use eqn ① or ②
 from eqn. ② ($V_{DS} = 10 - I_D R_D$)

- ① For $I_D = 0$, $V_{DS} = 10V \Rightarrow P_1(10V, 0mA)$
- ② For $V_{DS} = 0$, $I_D = \frac{10V}{1K} = 10mA$, $P_2(0V, 10mA)$.
- * Q-pt (V_{DSQ}, I_{DQ}) $\Rightarrow (6V, 4mA)$.



3) For $R_D = 2.2K$, Assume MOSFET in Sat. Regn.

$V_{GS} = V_G - V_S = 4V$

$I_D = 1(4-2)^2 = 4mA$, $V_{DS} = 10 - I_D \times R_D = 10 - 4 \times 2.2K = 1.2V$

$V_{DS}(sat) = V_{GS} - V_{TN} = 4 - 2 = 2V$

Since $V_{DS} < V_{DS}(sat)$ of MOSFET is NONsat. Regn

So we must use: $I_D = K_n [2(V_{GS} - V_{TN})V_{DS} - V_{DS}^2]$

V_{GS} is NOT changed, $V_{GS} = 4V$

So we shall write $I_D = \frac{10 - V_{DS}}{R_D} = K_n [2(V_{GS} - V_{TN})V_{DS} - V_{DS}^2]$

$$\therefore \frac{10 - V_{DS}}{2.2} = 1 [2(4 - 2)V_{DS} - V_{DS}^2]$$

$$10 - V_{DS} = 2.2 [4V_{DS} - V_{DS}^2] = 8.8V_{DS} - 2.2V_{DS}^2$$

$$2.2V_{DS}^2 - 9.8V_{DS} + 10 = 0$$

$$\therefore V_{DS} = \frac{-(-9.8) \pm \sqrt{(-9.8)^2 - 4 \times 2.2 \times 10}}{2 \times 2.2}$$

$$= \frac{9.8 \pm \sqrt{96.04 - 8.8 \times 10}}{4.4}$$

$$= \frac{9.8 \pm 2.835}{4.4} \quad \therefore V_{DS} = \frac{2.87V}{4.4} \quad \text{or} \quad V_{DS} = 1.583V$$

Since $V_{DS} = 1.583V < V_{DS}(\text{sat})$

\therefore It is the correct value. ✓

then:

$$I_D = \frac{10 - 1.583}{2.2k} = 3.826 \text{ mA}$$

or From $I_D = 1 [2(4 - 2)1.583 - (1.583)^2] = \underline{\underline{3.826 \text{ mA}}}$

\therefore the Q-pt (1.583V, 3.826 mA)

$$V_{DS} = 10 - 2.2 I_D$$

EXA 2: For the ckt. shown, the transistor paras. are: $k_n = 0.1 \text{ mA/V}^2$, $V_{TN} = 2\text{V}$, $\lambda = 0$.

- 1) Calculate V_{GSQ} , I_D , V_{DS} , V_D , V_S , and P_D .
- 2) Draw D.C.L.L indicating slope and Q-pt.

Assume the transistor in Sat. Regn.

$$I_D = k_n (V_{GS} - V_{TN})^2$$

$$V_{GS} = V_G - V_S, \quad V_S = I_D R_S$$

$$= \frac{12 \times 10}{10 + 30} - I_D R_S$$

$$V_{GS} = 3 - 0.5 I_D$$

$$I_D = \frac{3 - V_{GS}}{0.5} = 1(V_{GS} - 2)$$

$$3 - V_{GS} = 0.5(V_{GS}^2 - 4V_{GS} + 4)$$

$$0.5V_{GS}^2 - 2V_{GS} + 2 = 3 - V_{GS}$$

$$0.5V_{GS}^2 - V_{GS} - 1 = 0 \quad (\times)$$

$$\therefore V_{GS} = \frac{-(-1) \pm \sqrt{(-1)^2 - 4 \times 0.5 \times (-1)}}{2 \times 0.5}$$

$$= \frac{1 + \sqrt{3}}{1} = 1 + 1.732$$

$$\therefore \text{either } V_{GS} = 2.732\text{V} \text{ or } -0.732\text{V}$$

(V_{GS} must be +ve and $> V_{TN}$).

$$\therefore I_D = 0.536 \text{ mA}$$

For D.C. Analysis all Caps. are open-cct.

$$-12 + I_D R_D + V_{DS} + I_D R_S = 0$$



$$\therefore V_{DS} = 12 - 0.536(3.5 + 0.5) = 9.856\text{V}$$

$$V_{DS}(\text{sat}) = V_{GS} - V_{TN} = 0.732\text{V}$$

Since $V_{DS} > V_{DS}(\text{sat})$ \therefore MOSFET in Sat. Regn.

$$V_S = I_D R_S = 0.536 \times 0.5 = 0.268\text{V}$$

$$V_D = 12 - I_D R_D = 10.124\text{V}, \quad P_D = I_D V_{DS} = 5.283\text{mW}$$



D.C.L.L: Write KVL For D-S Loop:


$$-12 + I_D R_D + V_{DS} + I_D R_S = 0$$

$$\therefore V_{DS} = 12 - I_D (R_D + R_S) \quad \text{D.C.L.L eqn.}$$

the slope is: $\frac{1}{R_D + R_S}$

i) For $I_D = 0$, $V_{DS} = 12V \rightarrow P_1(12V, 0mA)$

ii) For $V_{DS} = 0$, $I_D = \frac{12V}{(3.5 + 0.5)} = 3mA$, $P_2(0, 3mA)$



3) Recalculate V_{DS} when R_L & R_D are direct Coupled.

V_{GS} & I_D will not be affected:

$$V_{GS} = 2.732V, I_D = 0.536mA$$

$$V_{DS} = 12 - I_D R_D - I_D R_S = V_D - V_S$$


KCL at Node D: $I = I_D + I_L$

$$\frac{12 - V_D}{3.5k} = 0.536 + \frac{V_D}{7k} \quad (\text{multiply by 7})$$

$$24 - 2V_D = 3.752 + V_D \rightarrow V_D = 6.75V$$

$$\therefore V_{DS} = 6.75 - 0.536 \times 0.5 = 6.482V$$

$$V_{DS} = V_D - V_S = 6.75V - I_D \cdot R_S$$



(Two D.C Sources)

EXA: Given a MOSFET with $V_{TN} = 1V$, $K_n = 100 \mu A/V^2$, $\frac{W}{L} = 20$
 Design the ckt. to have $I_{DQ} = 1mA$, $V_{DS} = 6V$

① Calculate (R_D, R_S, R_G) , ??

$$I_D = K_n (V_{GS} - V_{TN})^2$$

$$K_n = \bar{K}_n \frac{W}{2L} = 100 \frac{20}{2} = 1mA/V^2$$

$$V_{GS} = V_{TN} + \sqrt{\frac{I_D}{K_n}} = 1 + \sqrt{\frac{1}{1}} = 2V$$

$\therefore V_{GS}$ is either: $2V$ or $0V$

$$V_{GS} = V_G - V_S \rightarrow V_S = V_G - V_{GS}$$

$$\& V_S = I_G R_G - V_{GS} = 0 - V_{GS} = -2V$$

$$-V_S + I_D R_S - 5 = 0$$

$$I_D R_S = 5 + V_S = 5 - 2 = 3V$$

$$\therefore R_S = \frac{3V}{1mA} = 3K\Omega$$

$$V_{DS} = V_D - V_S \rightarrow V_D = V_{DS} + V_S = 6 - 2 = 4V$$

$$R_D = \frac{8 - V_D}{I_D} = \frac{8 - 4}{1mA} = 4K\Omega$$

R_G can be any value, because $I_G R_G = 0$

② Write D.C.L. eqn and determine slope.



$$-8 + I_D R_D + V_{DS} + I_D R_S - 5 = 0$$

$$V_{DS} = 13 - I_D (R_D + R_S)$$

$$\therefore \text{Slope} = -\frac{1}{R_D + R_S}$$

for $I_D = 0, V_{DS} = 13V \rightarrow P_1(13, 0)$


for $V_{DS} = 0, I_D = \frac{13}{7} = 1.85mA, P_2(0, 1.85)$



p-channel MOSFET


(37)

Due to biasing (-ve V_{GS}), holes will be pulled under gate Regn. Creating electronic channel with holes and since (D & S) are (p+), so



when -ve V_{DD} is applied on drain, holes will move from (Source to drain) causing a Current I_D directed conventionally from source to drain i.e. inward source, as in the Symbol:

* The value of V_{GS} which causes a channel must be negative ($V_{GS} \rightarrow -ve$ or $V_{SG} \rightarrow +ve$)



$V_{GS} < V_{TP}$ or $V_{SG} > V_{TP}$

* The operation Regns. are the same as for n-channel

P-MOS

1) Saturation Regn: ($V_{SD} > V_{SD}(sat)$), $I_D = k_p (V_{SG} + V_{TP})^2$

where $V_{SD}(sat) = V_{SG} + V_{TP}$

2) Non-saturation Regn: $I_D = k_p [2(V_{SG} + V_{TP})V_{SD} - V_{SD}^2]$

where V_{TP} is given and it is negative

$$k_p = \frac{\mu_p C_{ox} W}{2L} = k_p' \frac{W}{2L} \text{ (mA/V}^2\text{)}$$

k_p' : conduction parameter.

NOTICE: Instead of $-V_{GS}$ we use V_{SG}
 $-V_{DS}$ we use V_{SD}

(i.e. $V_{GS} = -2V$ means $V_{SG} = 2V$!!) and
 $V_{DS} = -5V$ means $V_{SD} = +5V$)

So we use positive values and reverse Subscript
 $-V_{DS} \rightarrow +V_{SD}$, $-V_{GS} \rightarrow +V_{SG}$

D.C Analysis's

EXA: Given $k_p = 0.2 \text{ mA/V}^2$

$V_{TP} = -1V$, Calculate V_{SG} , I_D , V_D , V_{SD}
 Assume the MOSFET in Sat. Regn.

$I_D = k_p (V_{SG} + V_{TP})^2$ (X)

$V_{SG} = V_S - V_G = 6 - \frac{6 \times 50}{100} = 3V$


or $I_D = 0.2 (3 + (-1))^2 = 0.8 \text{ mA}$

$-6 + V_{SD} + I_D R_D = 0$

or $V_{SD} = 6 - 0.8 \times 3 = 3.6V$

$V_D = I_D R_D = 0.8 \times 3 = 2.4V$

$P_D = I_D \cdot V_{SD} = 0.8 \times 3.6 = 2.88 \text{ mW}$



$V_{SD(sat)} = V_{SG} - V_{TP}$
 $= 3 - 1 = 2V$
 since $V_{SD} > V_{SD(sat)}$
 & MOSFET in Sat. Regn.

D.C.L.L & Slope

$-6 + V_{SD} + I_D R_D = 0$

or $V_{SD} = 6 - I_D R_D$ (4)

or slope = $-\frac{1}{R_D}$


i) For $I_D = 0$, $V_{SD} = 6V$

$P_1(6V, 0mA)$

ii) For $V_{SD} = 0$, $I_D = \frac{6}{3} = 2mA$

$P_2(2mA, 0mA)$

$P_2(0, 2mA)$



'Multitransistors Circuit'

Circuits contain more than ONE transistor, at least two transistors, can be of the same type or complementary (different types). They can be connected in two forms:

① Cascade Configuration

This is Series connection. as for the following circuit.

EXA: For the cct. shown:

M₁ parameters: $K_{N1} = 0.5 \text{ mA/V}^2$

$V_{TN1} = 1 \text{ V}$ and

M₂ parameters:

$K_{N2} = 0.25 \text{ mA/V}^2$

$V_{TN2} = 1 \text{ V}$.

Calculate:

$V_{GS1}, I_{D1}, V_{DS1}, V_{GS2}, I_{D2}, V_{DS2}??$ -5V

* For D.C Analysis, all Caps. $\rightarrow 0$

* Assume both MOSFETS in Sat. Regn.

$$I_{D1} = K_{N1} (V_{GS1} - V_{TN1})^2 \quad \text{--- (1)}$$

$$V_{GS1} = V_{G1} - V_{S1}$$

$$V_{G1} = \frac{10 \times 100}{400 + 100} + \frac{-5 \times 400}{500} = -2 \text{ V} \quad \text{--- (Fig 2)}$$


$$-V_{S1} + I_{D1} R_{S1} - 5 = 0$$

$$V_{S1} = 4 I_{D1} - 5$$

$$\therefore V_{GS1} = -2 + 5 - 4 I_{D1} \Rightarrow 3 - 4 I_{D1}$$

$$\therefore I_{D1} = \frac{3 - V_{GS1}}{4} \quad \text{--- (2)}$$

$$V_{G1} = \frac{(10 + 5) R_2}{R_1 + R_2} + (-5) = -2$$



$$3 - V_{GS1} = 0.5(V_{GS1} - 2V_{GS1} + 1)$$

$$3 - V_{GS1} = 2V_{GS1}^2 - 4V_{GS1} + 2$$

$$2V_{GS1}^2 - 3V_{GS1} - 1 = 0$$

$$V_{GS1} = \frac{-(-3) \pm \sqrt{(-3)^2 + 4 \times 2 \times 1}}{4} = \frac{3 + \sqrt{17}}{4} = 1.78V$$

or $-0.28V \times$

$$I_{D1} = \frac{3 - 1.78}{4} = 0.305mA$$

$$-10 + I_{D1}R_D + V_{DS1} + I_{D1}R_{S1} - 5 = 0$$

$$I = I_{D1} + I_{D2} \rightarrow I = I_{D1} = 0.305mA$$

$$V_{DS1} = 10 + 5 - I_{D1}(R_D + R_{S1}) = 15 - 0.305 \times 20 = 9.9V$$

$$V_{DS1(sat)} = V_{GS1} - V_{TN1} = 0.78V$$

Since $V_{DS1} > V_{DS1(sat)}$ M_1 is in Sat. Reg.

* For M_2 : Assume M_2 in Sat Reg.

$$I_{D2} = K_{n2}(V_{GS2} - V_{TN2})^2 \quad (3)$$

$$V_{GS2} = V_{G2} - V_{S2} \quad , \quad V_{GS2} = (5.12)V + 5 - 8I_{D2}$$

$$V_{S2} = I_{D2}R_{S2} - 5 = 8I_{D2} - 5$$

$$V_{G2} = V_{D1} = 10 - I_{D1}R_D = 10 - 0.305 \times 16 = 5.12V$$

$$V_{GS2} = 5.12 + 5 - 8I_{D2} = 10.12 - 8I_{D2}$$

$$I_{D2} = \frac{10.12 - V_{GS2}}{8} \quad (4)$$

$$\frac{10.12 - V_{GS2}}{8} = 0.25(V_{GS2} - 2V_{GS2} + 1)$$

$$10.12 - V_{GS2} = 2V_{GS2}^2 - 4V_{GS2} + 2$$

$$2V_{GS2}^2 - 3V_{GS2} - 8.12 = 0 \quad (5)$$

$$V_{GS2} = \frac{-(-3) \pm \sqrt{(-3)^2 + 4 \times 2 \times 8.12}}{4} = \frac{3 + \sqrt{73.96}}{4}$$

$$V_{GS2} = 4.4V \quad \text{or} \quad 0.1V$$

$$V_{DS2(sat)} = V_{GS2} - V_{TN2} = 3.4V$$

$$I_{D2} = \frac{10.12 - 4.4}{8} = 0.715mA$$

M_2 in Sat. Reg.

$$V_{DS2} = 15 - I_{D2}R_{S2} = 9.28V$$

② Cascode Configuration.

This ckt. contains Common Source Amp and Common gate Amp. It is used For high frequency response.

EXA: Given M_1 & M_2 are identical with $k_{n1} = k_{n2} = 1 \text{ mA/V}^2$
 $V_{TN1} = V_{TN2} = 1 \text{ V}$.

Design the ckt. to have:

$I_{DQ} = 1 \text{ mA}$, $V_{DS1} = 3 \text{ V}$

$V_{DS2} = 2 \text{ V}$. (let $R_1 + R_2 + R_3 = 120 \text{ k}$)

* For D.c Analysis, all Caps. are open ckt.

* For $R_T = 120 \text{ k}$, $I = 12 \text{ V} / 120 \text{ k} = 0.1 \text{ mA}$

$R_1 = \frac{V_{G1}}{I}$, $R_2 = \frac{V_{G2} - V_{G1}}{I}$, $R_3 = \frac{12 - V_{G2}}{I}$

$-V_{G1} + V_{GS1} + I_D R_1 = 0$
 $V_{GS1} = V_{G1} - V_{S1} \Rightarrow V_{G1} = V_{GS1} + V_{S1}$

$V_{S1} = I_D \times R_5 = 1 \times 5 = 5 \text{ V}$

$V_{GS1} = V_{TN} + \sqrt{\frac{I_D}{k_n}} = 1 + \sqrt{1} = 2 \text{ V}$

$\therefore V_{G1} = 2 + 5 = 7 \text{ V}$ $V_{GS1} - V_{GS2} = 2 \text{ V}$



$\therefore R_1 = \frac{7 \text{ V}}{0.1 \text{ mA}} = 70 \text{ k}$

$V_{G2} + V_{GS2} + V_{DS1} + I_D R_5 = 0$

$V_{G2} = 2 + 3 + 1 \times 5 = 10 \text{ V}$

$\therefore R_2 = \frac{(10 - 7) \text{ V}}{0.1 \text{ mA}} = 30 \text{ k}$

$R_3 = \frac{(12 - 10) \text{ V}}{0.1 \text{ mA}} = 20 \text{ k}$




$12 + I_D R_D + V_{DS2} + V_{DS1} + I_D R_5 = 0$
 $\therefore R_D = \frac{12 - 2 - 3 - 5 \times 1}{1} = 2 \text{ k}$

①

$$k_n = k_n' \frac{W}{2L}$$

EXA: For the cct. shown, the MOSFET has $k_n' = 100 \mu A/V^2$, $V_{TN} = 1V$, $V_{DS} = 3V$

- 1) Calculate $(\frac{W}{L})$ of the transistor
- 2) Calculate I_D, V_s, P_D



Assume the MOSFET in Sat.

$$I_D = k_n (V_{GS} - V_{TN})^2$$

For this connection (D-G) connection

$$V_D = V_G \text{ because } I_G = 0 \text{ so } V_{DS} = V_{GS} = 3V$$

$$-5 + V_{DS} + I_D R_S = 0 \Rightarrow I_D = \frac{5 - V_{DS}}{R_S} = \frac{5 - 3}{5} = 0.4 \text{ mA}$$

$$0.4 = k_n' (3 - 1)^2 = 4 k_n'$$

$$\text{so } k_n = \frac{0.4}{4} = 0.1 \text{ mA/V}^2$$

$$k_n' = 100 \mu A/V^2 = 0.1 \text{ mA/V}^2$$

$$k_n = k_n' \frac{W}{2L} \Rightarrow \frac{W}{L} = \frac{2 k_n}{k_n'} = \frac{2 \times 0.1}{0.1} = 2$$

$$V_s = I_D R_S = 0.4 \times 5 = 2V$$

$$P_D = I_D V_{DS} = 0.4 \times 3 = 1.2 \text{ mW}$$

Calculate V_s, V_D, V_{DS}, P_D

$$I_D = k_n (V_{GS} - V_{TN})^2 \quad (I_D = I_Q)$$

$$\text{so } V_{GS} = V_{TN} + \sqrt{\frac{I_D}{k_n}} = 1 + \sqrt{\frac{0.8}{0.2}} = 3V \text{ or } 1V$$

$$V_{GS} = V_G - V_s \rightarrow \text{but } V_G = 0$$

$$\text{so } V_s = -V_{GS} = -3V \quad \left[-8 + I_D R_D + V_D = 0 \right]$$

$$V_D = 8 - I_D R_D = 8 - 0.8 \times 2 = 6.4V$$


$$V_{DS} = V_D - V_s = 6.4 - (-3) = 9.4V$$

$$V_{DS(sat)} = V_{GS} - V_{TN} = 3 - 1 = 2V$$

so MOSFET in Sat. Regn.


$$P_D = I_D V_{DS} = 0.8 \times 9.4 = 7.52 \text{ mW}$$

②



EXA: $k_n = 0.2 \text{ mA/V}^2$
Given $V_{TN} = 1V$

←



↙

↘

↗

↖

↙

↘

↗

↖

↙

↘

↗

↖

↙

↘

↗

↖

↙