



تقدم لجنة EICoM الاكاديمية

دفتر لمادة:

الالكترونيات (1)

من شرح:

د.هادي العيثاوي


جزيل الشكر للطالب:

عدنان حورانبي



Chapter (1) :

Semiconductor Materials and Diodes :



Energy Level Diagram.

E_v : Max. energy of V.B.

E_c : Minimum energy of C.B.

E_g (Band gap Energy) : Minimum energy required by e^- to move from V.B to C.B.

* E_g depends on material.

$$E_c = E_v + E_g$$

Material Types:

*1) Conductors: الموصلات

Contain very large number of e^- in C.B.

Have very large conductivity σ ($\Omega \cdot \text{cm}$)

and very small resistivity ρ ($\rho_{\text{Cu}} = 10^{-6} \Omega \cdot \text{cm}$)

C.B and V.B are overlapped ($E_g = 0$).
Copper

*2) Insulators: العوازل

No Free e^- in C.B (All in V.B).

Very high resistivity ρ ($\rho_{\text{mica}} = 10^{12} \Omega \cdot \text{cm}$).

and very low conductivity.

(E_g) is between $[3-6] \text{ e.V}$.


*3) Semiconductors : نصف موصلي

1) Materials from group (4) in Periodical table. (have $4e^-$ in external orbit).

2) E_g is around 1 eV.

1.1 eV for Si } elemental semiconductor.
0.66 eV for Ge }

1.4 eV for GaAs } compound semiconductor.



↳ used for optical devices fabrication.

3) (n) and (p) level are in between Conductor and Insulator.

$$\rho_{Si} = 5 \times 10^4 \Omega \cdot \text{cm}.$$


$$\rho_{Ge} = 50 \Omega \cdot \text{cm}.$$

4) The electrical Characteristics for Semiconductor can be greatly changed by Doping.

* Doping: Adding Atoms from group (3) or (5) to the pure Semiconductor.

* Intrinsic Semiconductors : (pure Semic):


Example: Silicon



1) At ($T = 0\text{ K}$): all e^- in V.B and so Silicon is considered as an Insulator.

2) At ($T > 0\text{ K}$): Some e^- gain enough energy and break the bond leaving a (+ve) charge called Hole.

* e^- and Hole are called Carriers.



3) At a certain temp. :-

$$* \boxed{\text{No. of } e^- = \text{No. of Hole} = n_i}$$

Where: n_i : Intrinsic Carrier

Concentration ($\#/\text{cm}^3$).

* n_i can be calculated using:

$$\boxed{n_i = B \cdot T^{3/2} \cdot e^{\frac{-E_g}{2kT}} \quad (\#/\text{cm}^3)}$$

B : Constant related to material.

For Si: $B = 5.23 \times 10^{15} \text{ (K}^{-3/2} \cdot \text{cm)}$.

T : Temp. (K).

E_g : Band gap Energy. (eV).

k : Boltzmann's Constant.

$$(k = 86 \times 10^{-6} \text{ eV/K})$$

EXA. :- Calculate (e^-) and (h^+)

Concentration on silicon at $T = 300\text{K}$
(room temp.), Given :

$$B_{\text{Si}} = 5.23 \times 10^{15} ; E_{g_{\text{Si}}} = 1.1\text{eV} ; k = 86 \times 10^{-6}\text{eV/K}$$

Sol :- $e^- = h^+ = n_i$

$$= (5.23 \times 10^{15}) \cdot (300)^{\frac{3}{2}} \cdot e^{\frac{-1.1\text{eV}}{2 \times 86 \times 10^{-6} \times 300}}$$

$$= 1.5 \times 10^{10} / \text{cm}^3$$

→ This no. is small compared to no. of (Si) atom is cm^3 , which is $5 \times 10^{22} \text{Atom/cm}^3$.

* To increase No. of carrier, we have to use Doping.

At ($T = 300\text{K}$); :-

$$n_{\text{Si}} = 1.5 \times 10^{10} \text{cm}^{-3}$$

$$n_{\text{Ge}} = 2.4 \times 10^{13} \text{cm}^{-3}$$

$$n_{\text{GaAs}} = 1.8 \times 10^6 \text{cm}^{-3}$$


* Extrinsic Semiconductors :

* Extrinsic Semic. = Intrinsic Semic. + impurities.

Impurities : Atoms from group (3) and group (5)

Added to pure semic. by Doping process to increase No. of Carriers.


* Extrinsic Semic. :-



I N-Type semic. :-

1) :: Intrinsic Semic. + Atoms from group (5)

Such as : Phosphour (P)



From negative charge of (e^-)

من الشحنات السالبة e^-

2) It contain an excess of (e^-).

3) It is electrically neutral.

4) The "pentavalent Atom" (Phosphour) is called Donat Atom.

5) The concentration of Donat Atom is $N_D \Rightarrow$ Doping Level.


6) The Majority carriers $\rightarrow e^-$.

The Minority carriers $\rightarrow h^+$.

2] P-Type Semic :

1) :: Intrinsic Semic. + Atoms from group (3)

Such as : Borown (B).



p-Type Semic.

from positive charge of (h^+)

من الشحنة الموجبة h^+

- 2) It contains an excess of (holes).
- 3) It is electrically neutral.
- 4) The "Trivalent Atoms" (Boroh) are called Acceptor Atom.
- 5) The Concentration of Trivalent Atom is N_A .
- 6) The Majority Carriers $\rightarrow h^+$.
The Minority Carriers $\rightarrow e^-$.

* Calculation of (e^-) and (h^+)

Concentration in (N-Type) and (P-Type):-

At the room temp.:

$$(No. of e^- = No. of h^+ = n_i = n_o = p_o)$$

Where:

n_o : e^- concentration at Thermal Equilibrium

p_o : h^+ concentration at Thermal Equilibrium

n_i : The intrinsic carrier concentration.

$$n_o \cdot p_o = n_i^2$$

* For N-type: When $(n_o \gg n_i)$; So e^- No. or e^- concentration $\approx n_o$ ($e^- \rightarrow$ Majority)

\rightarrow The hole concentration is:

$$(p_o = \frac{n_i^2}{n_o})$$

($h^+ \rightarrow$ Minority)

* For P-Type : When $(N_A \gg n_i)$; So h^+ No. or h^+ Concentration $\approx N_A$ $(h^+ \rightarrow \text{Majority})$

→ The e^- Concentration is :-

$$(n_o = \frac{n_i^2}{N_A})$$

$(e^- \rightarrow \text{Minority})$

EXA. :- A (Si) is doped with phosphore at a rate of $(10^{16} \text{ cm}^{-3})$ at room temp. :

Identify the type of resulted material.

Calculate maj. and min. concentration?

Sol.

- N-Type semic.

Majority $\rightarrow e^-$ conc. $= N_D = 10^{16} \text{ cm}^{-3}$

Minority $\rightarrow h^+$ conc. $= \frac{n_i^2}{N_D} = \frac{(1.5 \times 10^{10})^2}{10^{16}}$

$= 2.25 \times 10^4 \text{ cm}^{-3}$


* Currents in Semiconductor :-

→ (Movement of Carriers).

1) Drift Current density : ($J \rightarrow A/cm^2$)

Movement of Carriers due to Applying electric field.

(i) For e^- (N-Type) :



$$J_n = e \cdot n \cdot \mu_n \cdot \bar{E} \quad (A/cm^2)$$

J_n : e^- drift current.

e : e^- charge. (C)

n : e^- Concentration ($\#/cm^3$)


μ_n : e^- mobility = $1350 \text{ cm}^2/V \cdot s$

E : Electric field density. (V/cm)

$$* \quad I = J_n \cdot A_{\text{Area}} \quad (A)$$

Area : Semic. Cross Sectional Area (cm^2)

(ii) For hole (p-Type) :-



(P-Type)

$$J_p = e \cdot p \cdot \mu_p \cdot E \quad (A/\text{cm}^2)$$

J_p : h^+ drift current density.

p : h^+ concentration ($\#/\text{cm}^3$)

μ_p : h^+ mobility = 450 ($\text{cm}^2/\text{V}\cdot\text{s}$)

* The total drift current density (J):

$$J = J_n + J_p$$

$$= (e \cdot n \cdot \mu_n) + (e \cdot p \cdot \mu_p) E \quad (\text{A/cm}^2)$$

$$J = \sigma \cdot E$$

σ : conductivity. ($1/\Omega \cdot \text{cm}$)

$$\sigma = \sigma_n + \sigma_p$$

$$\rho = \frac{1}{\sigma} \quad (\Omega \cdot \text{cm})$$


* Since σ is directly proportional to No. of e^- and No. of h^+ ;

So we can control the conductivity via controlling Doping Level.


$$\Rightarrow \text{Doping} \uparrow \Rightarrow \text{concentration} \uparrow$$

2) Diffusion Current Density ; (A/cm^2)

Movement of carriers Due to difference in Concentration where carriers move from high concentration Region to low concentration Region. The direction of this current is (+ve) X direction.



① Electron diffusion current density (J_n):



$$J_n = -e \cdot D_n \cdot \frac{dn}{dx} \quad (\text{A/cm}^2)$$

(X) direction.


J_n : Electron diff. Current density, (A/cm^2).

e : e^- Charge (C)

D_n : e^- diffusion Coefficient, (cm^2/s) given

$\frac{dn}{dx}$: e^- gradient ($\#/\text{cm}$).

(ii) Hole diffusion Current density (J_p):



$$J_p = -e \cdot D_p \cdot \frac{dp}{dx} \quad (\text{A/cm}^2)$$


(X) direction).

J_p : Hole diff. Current density. (A/cm^2)

D_p : h^+ diffusion Coefficient (cm^2/s).


$\frac{dp}{dx}$: h^+ gradient ($\#/\text{cm}$).

Case:



$$J = -(J_n + J_p)$$

Case:



$$J = J_p - (J_h)$$



* Biasing :-
 (DC Voltage) \rightarrow Ele. devices \downarrow


20

The (pn) Junction :-

1) (pn)-Jn. in Thermal Equilibrium :

* (No biasing) \rightarrow (No DC Voltage)





$$V_{bi} = \frac{kT}{e} \ln \left(\frac{N_A \cdot N_D}{n_i^2} \right)$$

$$= V_T \ln \left(\frac{N_A \cdot N_D}{n_i^2} \right)$$

$$\rightarrow V_T = k \left(\frac{eV}{k} \right) \cdot T (k)$$

$$= (V) \rightarrow \text{volt}$$

* At Room Temp. : * $T = 300k$


$$* e = 1.6 \times 10^{-19} \text{ C}$$

$$* k = 86 \times 10^{-6} \text{ eV/k}$$

$$\Rightarrow V_T = 0.026 \text{ V} = 26 \text{ mV}$$

1) Due to difference in Concentration (e^-) move from (N) to (P) and (h^+) move from (P) to (N) leaving +ve and -ve ions, and establishing an internal E-field

directed from N to P.



2) The movement of Carriers will be stopped when the diffusion force balance E-field force.

$$\text{diff. force} = \text{E-field force}$$

3) This field will induce an internal Voltage called built-in Voltage (barrier Potential) give by:

$$V_{bi} = \frac{kT}{e} \ln \left(\frac{N_A \cdot N_D}{n_i^2} \right)$$

$$= V_T \ln \left(\frac{N_A \cdot N_D}{n_i^2} \right)$$

Where :-

V_{bi} : built-in Potential barrier.


$V_T \equiv \frac{kT}{e}$: Thermal Voltage and it is 26 mV at Room Temp.

N_A, N_D : Acceptor and Donor Concentration respectively.

n_i : Intrinsic Carrier Concentration

$$(n_i = B T^{3/2} e^{-\frac{E_g}{2kT}})$$


Note :



; without any bias

لا تفرق تيار ولا
تارة من قياسها

2) Reverse-bias (Pn)-Jn:



Due to this biasing, the majority carriers will move away from the junction. (No maj. carriers will cross the Jn.)


The width of Depletion Region will increase with increasing V_R .

Only very small current carried by minority carrier will flow conventionally from N to p called (Reverse-Bias


Saturation Current (I_s). (تيار الإشباع العكسي)
(بمعنى أن لا يتأثر بـ V_R)

It is in range of $(10^{-18} \rightarrow 10^{-12})$ A.

(I_s) depends on Temp. (it Doubles every 5°C increase in Temp.)




$$C = \frac{\epsilon \cdot A}{d}$$



A capacitance is associated with the ^{built-in} pn junction. When a reverse-bias voltage is applied. This junction capacitance, or depletion layer capacitance, can be written in the form:

$$C_j = \frac{C_{j0}}{\sqrt{1 + \frac{V_R}{V_{bi}}}}$$



Where:

C_j : Junction capacitance.

C_{j0} : Zero-bias capacitance. (given)

V_R : Reverse voltage.

V_{bi} : built-in voltage.


$$\left(V_{bi} = V_T \ln \left(\frac{N_A \cdot N_D}{n_i^2} \right) \right)$$

EXA.: Calculate (C_j) for a Rev. bias
pn jn. with $V_R = 3V_{bi}$, $C_{j0} = 8 \text{ P.F.}$?

Sol.

$$C_j = \frac{C_{j0}}{\sqrt{1 + \frac{V_R}{V_{bi}}}}$$
$$= \frac{8}{\sqrt{1 + \frac{3V_{bi}}{V_{bi}}}} = 4 \text{ P.F.} \quad \#$$

3) Forward - bias (Pn) - Jn. :-



The forward bias forces the majority carrier to cross the junction, a current (I_D) will flow from $p \rightarrow n$ (conventionally)

(I_D) is related to (V_D) by the following relation :

$$I_D = I_S e^{\frac{V_D}{nV_T}}$$

Where :

I_D : Forward Current. (mA)

I_S : Reverse-bias Saturation Current.

V_D : Forward Voltage across the junction.

V_T : Thermal Voltage (26mV).

n : Ideality Factor.

* $n=1$ (For high Current level).

* $n=2$ (For Low Current level).

(n) related to recombination of maj. Carriers.

* Ideal Current - Voltage Relationship:

$$I_D = I_S \left(e^{\frac{V_D}{nV_T}} - 1 \right)$$


→ When V_D is (+ve) (Forward):

$$e^{\frac{V_D}{nV_T}} \gg 1, \quad I_D = I_S e^{\frac{V_D}{nV_T}}$$

→ When V_D is (-ve) (Reverse):

$$e^{\frac{-V_D}{nV_T}} \ll 1, \quad I_D \approx -I_S$$

* PN Junction Diode :-



PN Junction Diode : A PN Jn. Fitted in a appropriate case with two conducting leads to connect it in a circuit with other circuit elements.



* Diode Model :

- 1) Ideal Diode.
- 2) Real Diode.

1) Ideal Diode:

(i) In Forward, it is Short Circuit,

$$V_D = 0, I_D > 0.$$





$$V_D = 0$$

$$I_D = \frac{E}{R}$$

(ii) In Reverse, it is Open Circuit;

$$I_D = 0, V_D = 0$$




$$I_D = 0$$

$$\Rightarrow \text{KVL} : E + V_D + \cancel{I_D R} = 0$$

$$V_D = -E$$

* Diode Current - Voltage Characteristics




Ideal diode :-

* F.W : S.C ; $V_D = 0$

$$I_D = \frac{E}{R} > 0$$

* Rev. : O.C ; $I_D = 0$

$$V_D = -E < 0$$




2) Real Diode :

(i) In forward ;

$$(V_D > 0), e^{\frac{V_D}{nV_T}} \gg 1, I_D \approx I_S e^{\frac{V_D}{nV_T}}$$

(ii) In Reverse ;


$$(V_D < 0), e^{\frac{-V_D}{nV_T}} \ll 1, I_D \approx -I_S$$



$V_\gamma \equiv$ Cut-in Voltage


$= 0.3 \text{ V} \rightarrow$ Ge diode.

$= 0.7 \text{ V} \rightarrow$ Si diode.



* Diode Circuits : DC Analysis & Models :

(How to find (I_D, V_D) ?) :-



To Solve :

1) Iteration Method :- منيعة على التجربة والخطأ

$$-5 + V_D + I_D \cdot R = 0$$


$$V_D = 5 - I_D \cdot R$$

$$V_D = 5 - I_S e^{\frac{V_D}{nV_T}} \cdot R$$

\downarrow given \downarrow given \downarrow given

* نحل بفرض قيمة V_D وعندنا يتساوى الحد الأيمن مع الحد الأيسر يكون الفرض هو القيمة الصحيحة.

2) Graphical Method :-



This method Requires diode C/C in Scale.

1) Write KVL for the cct. :-

$$-5 + V_D + I_D R = 0$$

2) Find D.C Load-line equ. :
(I_D , V_D , relation)

$$\boxed{I_D} = \frac{5}{R} - \frac{V_D}{R}$$

\downarrow y $=$ $b + m \underline{X}$; $m = \text{slope} = -\frac{1}{R}$

3) Draw D.C Load line on diode C/C;

(i) For $V_D = 0$, $I_D = \frac{5}{R} = 5 \text{ mA}$.

$\rightarrow P_1(0, 5 \text{ mA})$

(ii) For $I_D = 0$, $V_D = 5 \text{ V}$


$\rightarrow P_2(5 \text{ V}, 0)$

4) The Intersection of D.C.L.L with diode C/C gives the solution I_D, V_D .


3) Using Diode Linear Model

(piecewise Linear Model) :-


F.W




for negligible r_F ($r_F = 0$) :-



Rev.



EXA. Find I_D , V_D , P_D , Where \sim




1) $V_x = 0.5 \text{ V}$

$V_x = 0.6 \text{ V}$

$r_F = 20-\Omega$

Sol.



KVL:

$$V_x + I_D \cdot r_F + V_D + I_D \cdot R = 0$$

$$I_D = \frac{V_x - V_D}{(r_F + R)} = \frac{0.5 - 0.6}{1020-\Omega} < 0$$

Since $I_D < 0 \therefore D \rightarrow \text{off}$.

$$\rightarrow I_D = 0 \ ; \ P_D = V_D \cdot I_D = 0$$

$$-V_x + V_D + I_D \cdot R = 0$$

$$V_D = V_x = 0.5 \text{ V}$$

$$2) V_x = 5 \text{ V}$$

$$V_\gamma = 0.6 \text{ V}$$

$$r_f = 20 \ \Omega$$

$$\text{Sol. } I_D = \frac{5 - 0.6}{1020} = \frac{4.4}{1020} = 4.35 \text{ mA}$$

$$V_D = I_D \cdot r_f + V_\gamma$$

$$= 4.35 \text{ m} \cdot 20 \ \Omega + 0.6 = 0.687 \text{ V}$$

$$P_D = I_D * V_D$$


$$= 4.35 \text{ m} * 0.687$$

$$= 2.8 \text{ mW}$$

$$3) V_x = 4 \text{ V}$$

$$V_x = 0.6 \text{ V}$$

$$r_f = 0$$




$$I_D = \frac{(4 - 0.6)}{1k} = 3.4 \text{ mA}$$

$$V_D = V_x = 0.6 \text{ V}$$


$$P_D = I_D \cdot V_D = 3.4 * 0.6$$

$$= 2.04 \text{ mW}$$

problem 1.50 :- (page 63) -



Calculate (R) such that : $I_{D1} = 2 I_{D3}$
 (Assume $D1, D2, D3$ identical with $V_x = 0.65 V$).



$$-V_x + I_{D1} \cdot R + V_{D1} + V_{D2} + V_{D3} = 0$$

$$R = \frac{V_x - (V_{D1} + V_{D2} + V_{D3})}{I_{D1}}$$

$$I_{D1} = I_{D2} = 2 I_{D3}$$

$$I_2 = \frac{V_{x3}}{R_2} = \frac{0.65}{10} = 0.065 \text{ mA}$$

* From the given condition :-


$$I_{D3} = I_2 = 0.065 \text{ mA}$$

$$I_{D1} = 2 * 0.065 \text{ mA} = 0.13 \text{ mA}$$

$$\begin{aligned} \rightarrow R &= \frac{5 - 1.95}{0.13} = \frac{3.05 \text{ V}}{0.13 \text{ mA}} \\ &= 23.46 \text{ k}\Omega \end{aligned}$$

EXA. Given : $V_x = 0.6 \text{ V}$.

Find : I_D , V_o , V_x ?



Sol. Assume the diode is (On).


KVL :

$$-2 + 5k \cdot I_D + V_x + 70k \cdot I_D - 8 = 0$$

$$I_D = \frac{2 + 8 - 0.6}{5 + 70}$$

$$= \frac{9.4}{75} = 0.376 \text{ mA}$$

→ ∴ Diode on → $I_D > 0$




KVL:

$$-V_o + V_x + I_D \cdot R_2 - 8 = 0$$

$$V_o = 0.6 + 7.52 - 8$$

$$= 0.12 \text{ V}$$




KVL:



$$-V_x + I_D \cdot R_2 - 8 = 0$$

$$V_x = 7.52 - 8$$


$$= -0.48 \text{ V}$$



* $V_o - V_x = 0.12 - (-0.48) = 0.6 = V_x$



EXA. :



$$I_{S1} = 5 \times 10^{-14} \text{ A} \quad ; \quad I_{S2} = 5 \times 10^{-13} \text{ A}$$

Find I_{D1} , I_{D2} , V_{D1} ? ($n=1$, $V_T = 26 \text{ mV}$)

Sol.

$$I = I_{D1} + I_{D2} = 2.2 \text{ mA}$$

$$* I_{D1} = I_{S1} \cdot e^{\frac{V_{D1}}{nV_T}}$$

$$* I_{D2} = I_{S2} \cdot e^{\frac{V_{D2}}{nV_T}} \quad \div$$

$$\frac{I_{D1}}{I_{D2}} = \frac{I_{S1}}{I_{S2}} = \frac{5 \times 10^{-14}}{5 \times 10^{-13}} = 0.1$$

$$\rightarrow I_{D1} = 0.1 I_{D2}$$

$$* I_{D1} + I_{D2} = 2.2 \text{ mA}$$

$$0.1 I_{D2} + I_{D2} = 2.2 \text{ mA}$$

$$1.1 I_{D2} = 2.2 \text{ mA} \rightarrow \boxed{I_{D2} = 2 \text{ mA}}$$

4⁸

$$I_{D1} = 0.1 * 2$$

$$I_{D1} = 0.2 \text{ mA}$$


$$\rightarrow V_{D1} = n V_T \ln \frac{I_{D1}}{I_{S1}}$$

$$= 0.026 * \ln \frac{0.2 \text{ mA}}{5 \times 10^{-14}}$$

$$= 0.57 \text{ V}$$

$$= V_{D2} \dots \text{///}$$

EXA. :



$$I_{S1} = 5 \times 10^{-14} \text{ A} ; I_{S2} = 5 \times 10^{-13} \text{ A}$$

Find V_{D1} , V_{D2} , P_D ?

Sol.

$$* I_{D1} = I_{D2} = 1 \text{ mA}$$

$$* V_{D1} = n V_T \ln \frac{I_{D1}}{I_{S1}}$$

$$= 1 * 0.026 * \ln \frac{1 \text{ mA}}{5 \times 10^{-14}}$$

$$= 0.61 \text{ V}$$

$$* V_{D2} = n V_T \ln \frac{I_{D2}}{I_{S2}}$$

$$= 1 * 0.026 * \ln \frac{1 \text{ mA}}{5 \times 10^{-13}}$$

$$= 0.55 \text{ V}$$

$$P_{D1} = I_{D1} * V_{D1}$$


$$= 1 \text{ m} * 0.61 = 6.1 \times 10^{-4} \text{ W}$$

$$P_{D2} = I_{D2} * V_{D2}$$

$$= 1 \text{ m} * 0.55 = 5.5 \times 10^{-4} \text{ W}$$

###

EXA. :



Find I_D , V_D When the diode is :

1) Si diode with $V_s = 0.7$ V.

2) Ge diode with $V_s = 0.3$ V.

Sol.

Assume D \rightarrow off.

$$V_A = \frac{5 * 3}{2 + 3} = 3V.$$

$$V_B = \frac{5 * 2}{2 + 2} = 2.5V.$$

$$V_{AB} = V_A - V_B = 3 - 2.5 = 0.5V.$$

for Si diode : $V_s = 0.7 V$

$V_{AB} < 0.7 V \rightarrow D : \text{OFF}$

$\rightarrow I_D = 0, V_D = V_{AB} = 0.5 V$


for Ge diode : $V_s = 0.3 V$

$V_{AB} > 0.3 V \rightarrow D : \text{On}$

KCL at node (A) :

$$I_1 = I_3 + I_D$$

$$\frac{5 - V_A}{2} = \frac{V_A}{3} + I_D \quad \text{--- (1)}$$



KCL at node (B) :

$$I_4 = I_2 + I_D$$

$$\frac{V_B}{2} = \frac{5 - V_B}{2} + I_D \quad \text{--- (2)}$$

from (1) : $5 - \frac{(0.3 + V_B)}{2} + \frac{0.3 + V_B}{3} + I_D = 0$

from (2) : $5 - 2V_B + 2I_D = 0$

$$V_B = 0.06 V$$

$$I_D = -2.44 mA$$

$$-V_A + V_x + V_B = 0$$


$$V_A = V_x + V_B$$

$$= 0.3 + 0.06$$

$$V_A = 0.36 \text{ V}$$

$$V_D = V_x = 0.3 \text{ V}$$

EXA.




$$V_x = 0.6 \text{ V}$$

* D : off .

$$\rightarrow -0.5 + I_D \cdot R + V_D = 0$$

$$(V_D = 0.5) \quad \text{X}$$

1) Breakdown Voltage : (BV) :




* Break down Voltage (BV) : The max. Reverse Voltage which the diode can with stand.

BV : is inversaly proportional to doping level.

$BV \propto \frac{1}{\text{Doping Level}}$
--

BV : given in data sheet and must be avoided.

2) Effect of Temp. on diode C/C :



$$T_1 > T_0 > T_2$$

$$V_{D1} < V_{D0} < V_{D2}$$

$$I_D = I_s e^{\frac{V_D}{nV_T}}$$

$$V_D = n V_T \ln \frac{I_D}{I_s}$$

ثابت I_D ←
 القيمة على درجة الحرارة ← I_s
 بتناقص V_T من V_T

$$(I_s \propto T)$$

as $T \uparrow$, $I_s \uparrow$

then for the same I_D : $V_D \downarrow$

For Si diode, V_D decrease at a rate of $2\text{mV}/1^\circ\text{C}$.

Chapter (2) :

Diode Circuits :- [Diode Application] :-


1) Rectification :-

[A.C) To (D.C) conversion]

* Rectifier Circuit :- The most important circuit in DC power supply, which is a circuit contain Diodes.


* Block Diagram For Electronic D.C Power Supply :-

AC Voltage Source





$$V_2 = \frac{N_2}{N_1} V_1$$

* Power transformer.




1) Half-wave Rectifier (HWR) :

[Convert Half-Cycle of V_i into D.C]



$$V_2 = \frac{N_2}{N_1} V_1 = \frac{1}{10} (100 \sin \omega t)$$

$$= 10 \sin \omega t$$




$$V_o = i_D \cdot R$$

$$-V_i + V_D + i_D \cdot R = 0 ; V_D = 0 \text{ (F.W and ideal)}$$

$$i_D = \frac{V_i}{R} \rightarrow V_o = \frac{V_i}{R} \cdot R \rightarrow V_o = V_i$$

① During (+ve) H.C of V_i :


D \rightarrow F.W \rightarrow S.C , $V_D = 0$, $V_o = V_i$




2) During (-ve) H.C of V_i :

$D \rightarrow$ Rev. \leadsto off ; $i_D = 0$, $V_o = 0$

$$V_o = i_D R = 0$$



3) For a complete cycle of V_i , the output will be (+ve) H.C only.



$$V_m = V_p - V_s$$

Where :-

V_m = Peak output.


V_p = Peak Value of V_i .

For ideal diode $\rightarrow V_s = 0$, $V_m = V_p$

$$* V_{avg} = \frac{1}{2\pi} \int_0^{2\pi} V(t) \cdot dt$$

$$= \frac{1}{2\pi} \left[\int_0^{\pi} V_m \sin \omega t + \int_{\pi}^{2\pi} 0 \right]$$

$$= \frac{V_m}{\pi}$$




V_{sp} : Peak secondary Voltage.

V_m : Peak output Voltage.


i_D (mA)

I_m : Peak diode current.




$$I_m = \frac{V_m}{R}$$



F.W



$$V_o = -V_i$$



Rev.




$$+V_{sp} + V_D + I_D R = 0$$

$$V_D = -V_{sp}$$


* PIV : (Peak Inverse Voltage)

: Max. Peak Voltage which the diode can handle without breakdown.

In HWR : PIV for diode = V_{sp}



2) Full-Wave Rectifier (FWR):





* V_m : Peak output Voltage.

- 1) Full Wave Rectifier using Center tapped Transformer.
- 2) Full wave Bridge Rectifier.

1) Full Wave Rectifier Using Center

Tapped Transformer in



$V_m = V_{sp}$ (ideal)


$V_m = V_{sp} - V_f$ (real)

1) During (+ve) H.C of V_i ;

* $V_{s1} \rightarrow (+ve)$, $V_{s2} \rightarrow (-ve)$

* D_1 : On / D_2 : off.

* i_{D1} flows in (D_1) & (R) causing V_o in the polarity shown ;




2) During (-ve) H.C of V_i ;


* $V_{s1} \rightarrow (-ve)$, $V_{s2} \rightarrow (+ve)$ -

* D_1 : off / D_2 : on.




* i_{D2} flows in D_2 & R causing V_o with same polarity as in (1).




3) For a Complete Cycle of V_i :-
The Output will be full-wave.



$$\begin{aligned}
 V_{avg} &= \frac{1}{2\pi} \int V(t) \cdot dt \\
 &= \frac{1}{2\pi} \left[\int_0^{\pi} V_m \sin \omega t + \int_{\pi}^{2\pi} V_m \sin \omega t \right] \cdot dt \\
 &= \frac{2V_m}{\pi} \quad \neq
 \end{aligned}$$





During +ve H.C :

$D_1 \rightarrow$ off ; $V_{D2} ?$

$$\rightarrow V_{s2} + V_{D2} + V_o = 0$$

$D_1 \rightarrow$ on

$$\rightarrow -V_{s1} + V_{D1} + V_o = 0$$

$$V_o = V_{s1} - V_{D1}$$

and D_2 is off.

$$V_{s2} + V_{D2} + V_o = 0$$


$$V_{D2} = -V_{s2} - V_o$$

$$= -V_{s2} - (V_{s1} - V_{D1})$$

$$= -V_{s2} - V_{s1} + V_{D1}$$

But : $|V_{s1}| = |V_{s2}| :-$


$$V_{o2} = -2V_s + V_x$$




∞ D_2 is Rev. by $(2V_s - V_x)$

$$\boxed{PIV = 2V_{sp} - V_x}$$

Recall that :-



2) Full Wave Bridge Rectifier:



$$V_s = \frac{N_2}{N_1} \cdot V_i \rightarrow \frac{V_s}{V_i} = \frac{N_2}{N_1}$$

1) During (+ve) H.C of V_i :

D_1 & $D_3 \rightarrow F.W \rightarrow on$.


D_2 & $D_4 \rightarrow Rev. \rightarrow off$.

$(i_{D1} = i_{D3} = i_o)$ will flow in (R) causing

V_o across (R) with polarity $\left(\begin{matrix} + \\ V_o \\ - \end{matrix} \right)$:

$$-V_s + V_{r1} + V_o + V_{r3} = 0 \rightarrow V_o = V_s - 2V_r$$

$$V_m = V_{sp} - 2V_r$$



2) During (-ve) H.C of V_i :

D_1 & $D_3 \rightarrow$ Rev. \rightarrow off.

D_2 & $D_4 \rightarrow$ F.W \rightarrow on.



($i_{D_2} = i_{D_4} = i_o$) Will flow in (R)

Causing (V_o) with same polarity as in


(1) : $\begin{pmatrix} + \\ V_o \\ - \end{pmatrix}$

3) For a Complete cycle of V_i :-


The (V_o) will be full-wave.




$$i_{D1} = i_{D3}$$




$$i_{D2} = i_{D4}$$



$$i_R$$






$$-V_s - V_{D4} + V_s = 0$$

$$V_{D4} = -V_s + V_s$$

$$V_{D4} (\text{max.}) = -V_{sp} + V_s$$



D_4 is Reversed by $(V_{sp} - V_s)$ &

PIV For diode in (FWBR) is

$$V_{sp} - V_s$$

EXA. :-

Design a **FWR** to produce a peak output voltage ($V_m = 10V$) to 100Ω load.


The available input is $V_i = 120V_{rms}$;

$F = 50Hz$, use Diode with $V_s = 0.7V$.

1) Calculate turn-ratio $\frac{N_1}{N_2}$, Specify the required PIV rating of Diode, and max. diode current.

2) Draw the circuit diagram & output voltage wave form. (Compare between [FWRCT] ; [FWBR] & comment.).

Sol. :-
Using CT in




$$\frac{N_1}{N_2} = \frac{V_i}{V_s}$$

$$-V_{s1} + V_s + V_o = 0$$

$$V_{s1} = V_m + V_o$$


$$V_{s1} = V_m + V_o \rightarrow V_{s1} = 10.7 \text{ V}$$



$$V(t) = 5 \sin 2\pi * 50t$$

$$= V_p \sin \omega t$$

$$V_{rms} = \frac{V_p}{\sqrt{2}} = \frac{5 * 0.707}{\sqrt{2}} = 3.5 \text{ V}$$



$$f = 50 \text{ Hz}$$

$$V_p = V_{rms} * \sqrt{2}$$

$$V_{s,p} = 10.7 \text{ V.}$$

$$V_{i,p} = 120 * \sqrt{2}$$

$$\frac{N_1}{N_2} = \frac{V_{i,p}}{V_{s,p}} \Rightarrow \frac{120\sqrt{2}}{10.7} = \frac{170}{10.7}$$


$$= 1.16$$

$$PIV = 2V_{s,p} - V_s$$

$$= 2 * 10.7 - 0.7$$

$$= 20.7 \text{ V.}$$


$$I_{D,P} = I_m = \frac{V_m}{R} = \frac{10 \text{ V}}{100 \Omega} = 100 \text{ mA.}$$



$$* P_{(diode)} = I_{D,avg} \cdot V_s$$

$$* I_{D,avg} = \frac{I_m}{\pi} \quad \checkmark \quad (\text{half-wave})$$

Using FWBR in



$$-V_s + V_x + V_x + V_o = 0$$

$$V_s = V_o + 2V_x$$

$$V_{SP} = V_m + 2V_x$$

$$= 10 + 2 * 0.7$$

$$= 11.4 \text{ V}$$

$$\frac{N_1}{N_2} = \frac{V_i}{V_s} = \frac{V_i(\text{rms})}{V_s(\text{rms})}$$

$$\frac{N_1}{N_2} = \frac{120}{8.2} = 15$$

$$V_s(\text{rms}) = \frac{V_{SP}}{\sqrt{2}} = \frac{11.4}{\sqrt{2}} = 8.2 \text{ V}$$

$$\frac{N_1}{N_2} = \frac{120}{8.2} = 15$$

$$PIV = V_{sp} - V_x$$

$$= 11.4 - 0.7 = 10.7 \text{ V}$$

Comment:~

(C.T type) (Bridge type)

PIV : (20.7) (10.7)

(Two Second) (one Second)


(C.T is required) (C.T not necessary)

No. of diodes (2) (4)

* (C.T) أفضل من (Bridge) في الـ (PIV).

* (Bridge) أفضل من (C.T) في الـ (N)


3) Filter and ripple voltage :-



$$\tau_{dis} = R \cdot C$$

$$T = \frac{1}{f}$$

* without (R) \rightarrow



$$V_r = V_m - V_L$$

* During discharge time :-

$$V_C(t) = V_m e^{-t/RC}$$

→ at $t = T'$:

$$V_C(t) = V_L$$

$$V_L = V_m e^{-T'/RC}$$

$$\therefore V_r = V_m - V_m e^{-T'/RC}$$

$$= V_m (1 - e^{-T'/RC})$$

$$e^{-x} = 1 - x \quad (\text{For small } x)$$

Practically T' is required to be very small

$$\therefore e^{-T'/RC} \approx 1 - \frac{T'}{RC}$$

$$\rightarrow V_r = V_m \left(1 - 1 + \frac{T'}{RC} \right)$$

$$V_r = \frac{V_m T'}{RC}$$


But $(T' \approx T)$ {for half wave Rec.}

$$* T' = \frac{1}{f}$$

$$\therefore \boxed{V_r = \frac{V_m}{fRC}} \quad \text{For HWR.}$$

ALSO; For Full Wave Rec. :-

$$T' \approx \frac{T}{2} = \frac{1}{2f}$$





$$\therefore \boxed{V_r = \frac{V_m}{2fRC}} \quad \text{For FWR.}$$

$$* \left\{ V_{r(F)} = \frac{1}{2} V_{r(H)} \right\} \text{ and } \left\{ C_{(F)} = \frac{1}{2} C_H \right\}$$

* $\downarrow V_r$: peak-to-peak ripple voltage.

Filter : Simply a capacitor connected in parallel with (R) used to transform pulsating D.C ($\uparrow \text{M} \rightarrow$) into semi pure D.C ($\uparrow \text{锯齿}$).



$$i_L = i_R + i_C$$

$$= \frac{V_C}{R} + C \frac{dV_C}{dt}$$

* We can't increase the value of (C) indefinitely the limiting factor is choosing (C) is the max. Diode current.

$$i_{L_{max}} = i_{L_{peak}} = \frac{V_m}{R} \left[1 + \frac{\pi}{\sqrt{2}} \frac{V_m}{V_r} \right]$$



EXA. 1 Design a FWBR with filter with the following Specification:-


$V_m = 10V$; $I_m = 100 mA$,

$V_f = 0.05 V_m$ (must NOT exceed 5%).


The available $V_i = 100 V_{rms}$, $f = 50 Hz$ and use (Si) diode with $V_s = 0.7 V$.

($\frac{N_1}{N_2}$, R , C , PIV , I_{Dmax}) ?

{ given : $I_{Dmax} = \frac{V_m}{R} [1 + \pi \sqrt{\frac{2V_m}{V_f}}]$ }



$\frac{N_1}{N_2} = \frac{V_i}{V_s}$



$$V_o = V_s - 2V_x$$

$$V_m = V_{sp} - 2V_x$$

$$V_{sp} = V_m + (2 * 0.7) = 11.4 \text{ V.}$$

$$\rightarrow \frac{N_1}{N_2} = \frac{100\sqrt{2}}{11.4} = \frac{141.4}{11.4} = 13$$

$$R = \frac{V_m}{I_m} = \frac{10}{100 \text{ m}} = 0.1 \text{ k}\Omega = 100 \Omega.$$

$$V_f = 0.05 V_m = 0.5 \text{ V.}$$

$$V_f = \frac{V_m}{2fRC}$$

$$C = \frac{V_m}{2fR V_f} = \frac{10}{2 * 50 * 100 * 0.5}$$

$$= \frac{10}{500} = 0.02 \text{ F}$$



$$= 2000 \mu\text{F.}$$

$$PIV = V_{sp} - V_x = 11.4 - 0.7 = 10.7 \text{ V.}$$


$$I_{o \max} = \frac{10 \text{ V}}{100 \Omega} \left(1 + \pi \sqrt{\frac{20}{0.5}} \right) = 0.1 [1 + \pi \sqrt{40}]$$

$$= 2.1 \text{ A.}$$


* Zener Diode and Voltage Regulator




1] In (F.W) biasing :- Z-D is similar to normal PN Jn. Diode.






2] In (Rev.) biasing :-



(i) When ($V_x < V_z$) ; Z-D is OFF .



(ii) IF $(V_x \geq V_z)$: Z-D will behave as a fixed Voltage Source of Value (V_z) and Variable Current (I_z) .



$$V_z = 10V$$


$$P_{z_{max}} = 40 \text{ mW}$$

find : I, I_L, I_z, P_z, V_L

When :- (i) $R_L = 1k\Omega$,

(ii) $R_L = 3k\Omega$.

$$(1) R_L = 1k\Omega$$



disconnect Z-D : Assume Z-D is (O.C)

$$V_x = \frac{16 * R_L}{R_L + R_s} = \frac{16 * 1}{1 + 1} = 8V$$

Since $V_x < V_z$ \therefore Z-D is off.

$$\rightarrow I_z = 0 ; V_L = V_x = 8V$$

$$I = \frac{16}{1 + 1} = 8mA$$


$$P_z = I_z V_z = 0$$



(ii)


$$V_x = \frac{16 * 3}{1 + 3} = 12V$$

Since $V_x > V_z$:-



∴ Z-D is ON

المشغل يعمل في الحالة العكسية
 (الفولتية المستهدفة هي الفولتية V_z)



* يتم تعريف التيارية
 قيمتها (V_z)

$$I_L = \frac{V_L}{R_L} = \frac{V_z}{3} = \frac{10}{3} = 3.33 \text{ mA}$$


$$I \Rightarrow -16 + I * R_s + V_z = 0$$

$$I = 16 - 10 = 6 \text{ mA}$$

$$I_z = I - I_L = 6 - 3.33 = 2.67 \text{ mA}$$

$$P_z = I_z * V_z = 2.67 * 10 = 26.7 \text{ mW}$$

* (Z-D) as a Voltage Regulator :-




1) Rev. 2) $V_i \geq V_z$

When (Z-D) is (ON) ;

it will maintain a certain voltage (V_z) across the load and protect the load in the following cases :-

1) Fixed (R_L) and Variable (V_i) :




* When (Z-D) is (ON) ; the following relation is correct :-

1) $I = I_z + I_L$ ✓

2) $I_L = \frac{V_z}{R_L}$ ✓

3) $I = \frac{V_i - V_z}{R_s}$ ✓

4) $V_i = I \cdot R_s + V_z$ ✓



* if $V_i \uparrow$ then $I \uparrow$; but I_L is fixed ;
So I_z must increase ($I_z \uparrow$).

* if $V_i \downarrow$ then $I \downarrow$; but I_L is fixed ;
So I_z must decrease ($I_z \downarrow$).

→ Calculate ($V_{i\min}$) and ($V_{i\max}$):-

(Range of V_i over which Z-D is ON and Regulate) :-

Given: V_Z ; $I_{Z\min}$; $I_{Z\max}$ or $P_{Z\max}$

Note: In General: $P_{Z\max} = I_{Z\max} \cdot V_Z$

* $V_{i\min}$:-

$$V_i = I \cdot R_s + V_Z$$


$$V_{i\min} = I_{\min} \cdot R_s + V_Z$$

$$= (I_Z + I_L) R_s + V_Z$$

$$\therefore V_{i\min} = (I_{Z\min} + I_L) R_s + V_Z$$

$$\text{Where: } I_L = \frac{V_Z}{R_L}$$

$$\text{For } I_{Z\min} = 0 \rightarrow V_{i\min} = I_L R_s + V_Z$$



When Z-D is off :

$$I_Z = 0 = I_{Z \text{ min}}$$

$$V_L = \frac{V_i \cdot R_L}{R_L + R_S}$$

When $V_L = V_Z$; Z-D will be ON .

The value of V_i which makes $V_L = V_Z$ is $V_{i \text{ min}}$;

$$\text{Then ; } V_L = V_Z = \frac{V_{i \text{ min}} \cdot R_L}{R_L + R_S}$$

$$\infty \quad V_{i \text{ min}} = \frac{R_L + R_S}{R_L} \cdot V_Z$$

* $V_{i \max}$:-

$$V_i = I \cdot R_S + V_Z$$


$$V_{i \max} = I_{\max} \cdot R_S + V_Z$$

$$= (I_Z + I_L) R_S + V_Z$$

$$\therefore V_{i \max} = (I_{Z \max} + I_L) R_S + V_Z$$

Where : $I_L = \frac{V_Z}{R_L}$

2) Fixed (V_i) and Variable (R_L) :-





When Z-D is ON :

$I = I_z + I_L$; Where : $I_L = \frac{V_z}{R_L}$

$\rightarrow I = \frac{V_i - V_z}{R_s}$

1) When $R_L \downarrow$, then $I_L \uparrow$; but I is fixed , So I_z must decrease ($I_z \downarrow$) to compensate.

2) When $R_L \uparrow$, then $I_L \downarrow$; but I is fixed , So I_z must increase ($I_z \uparrow$) to compensate.



→ Calculate ($R_{L\min}$) and ($R_{L\max}$) ;
 (Range of R_L) :-

Given : V_Z , $I_{Z\min}$, $I_{Z\max}$, R_S , V_i

When Z-D is ON :- $R_L = \frac{V_Z}{I_L}$

$$* R_{L\min} = \frac{V_Z}{I_{L\max}}$$

$$* I = I_{Z\min} + I_{L\max}$$


→ $I = \frac{V_i - V_Z}{R_S}$; can be calculated.

$$* I_{L\max} = I - I_{Z\min}$$


Then : ↓
given

$$R_{L\max} = \frac{V_Z}{I_{L\min}}$$

$$* I_{L\min} = I - I_{Z\max}$$



Case :



2 methods to solve :-

1) Variable R_L , Fixed V_i :-

at $V_i = 20$:-

* $R_L = 1k \rightarrow I_{Lmax} = ?$

* $R_L = 10k \rightarrow I_{Lmin} = ?$

at $V_i = 30$:-

* $R_L = 1k \rightarrow I_{Lmax} = ?$

* $R_L = 10k \rightarrow I_{Lmin} = ?$

$I_{Lmax} = ?$

$I_{Lmin} = ?$

2) Variable V_i , Fixed R_L :

at $R_L = 1k$:

* $V_i = 20 \rightarrow I_{Lmin} = ?$

* $V_i = 30 \rightarrow I_{Lmax} = ?$

at $R_L = 10k$:

* $V_i = 20 \rightarrow I_{Lmin} = ?$

* $V_i = 30 \rightarrow I_{Lmax} = ?$


$I_{Lmin} = ?$

$I_{Lmax} = ?$




2.3: Clipper and Clamper Circuits :-

* Clipping :- (Limiting) :-




Clipping is a process of cutting a portion of the A.C i/p signal to a certain level (+ve, -ve, 0).

* The circuit which performs this function is called Clipper or Limiter; which contains Diodes, Resistor, DC Source(s) and AC source.




Series - Clipper.



Parallel - Clipper.

EXA. Given : $V_s = 0.6 \text{ V}$;

Draw $V_o(t)$ for the indicated input.




Sol.

In General :-

1] When D is off ; $i_o = 0$

$$-V_i + i_o R + V_o = 0$$


$$\rightarrow \boxed{V_o = V_i}$$



2] When D is ON ;

$$-V_o + V_\delta + V_B = 0$$


$$V_o = V_B + V_\delta = 3V$$



Then the Sol. of EXA. :-


1) For (+ve) H.C of V_i :-

D \rightarrow f.w






\rightarrow D \rightarrow ON : $V_i > V_\delta + V_B$ and $i_D > 0 \rightarrow V_o = V_\delta + V_B = 3V$

\rightarrow D \rightarrow OFF : $V_i < V_\delta + V_B$ and $i_D < 0 \rightarrow V_o = V_i$
($V_i < 3V$)




2) For (-ve) H.C of V_i :

$D \rightarrow Rev. : O.C (off)$.



EXA: Draw $V_o(t)$ For indicated input:




Sol.


1) For (+ve) H.C of V_i :

D \rightarrow Rev. :- O.C. "off"


$$V_o = V_i$$




2) For (-ve) H.C. of V_i :-



<p>① for $V_i < (V_s + V_B)$ $V_i < -4$ (... -2, -3)</p>	<p>② for $V_i > -4V$ (-5, -6, ...)</p>
<p>$D \rightarrow \text{Off} \rightarrow V_o = V_i$</p>	<p>$D \rightarrow \text{ON}$ $V_o = -(V_s + V_B) = -4$</p>



Case :



↓

-ve H.C

لغير هذا الجزء


غير موجود

↓


+ve H.C

لغير هذا الجزء

غير موجود



Case:




$V_f = 0.7 \text{ V}$, $V_z = 6.3 \text{ V}$

Draw $V_o(t)$?

1) When D_1 or D_2 is open : $V_o = V_i$


2) When Both D_1 & D_2 are (ON) :

$V_o = V_f + V_z$




1) During (-ve) H.C of V_i :-

$D_1 \rightarrow \text{OFF}$; $V_o = V_i$



2) During (+ve) H.C of V_i :-

$D_1 \rightarrow \text{F.W}$; $D_2 \rightarrow \text{Rev.}$



$$-V_i + i_o R + V_{z1} + V_{z2} = 0$$


$$i_o = \frac{V_i - (V_{z1} + V_{z2})}{R}$$

\rightarrow For $V_i > V_{z1} + V_{z2}$: $D_1 \rightarrow \text{ON}$, $i_o > 0$


$$V_o = V_{z1} + V_{z2} = \underline{\underline{7V}}$$

\rightarrow For $V_i < V_{z1} + V_{z2}$: $D_1 \rightarrow \text{OFF}$, $i_o < 0$

$$V_o = V_i$$




Case :



Draw $V_o(t)$?

Sol. $-V_i + V_B + V_x = 0$

$V_x = V_i - V_B = -2 + V_i$





* D → ON : S.C :

$V_o = 0$ ideal
or: $V_o = 0 - V_B$ real


* D → OFF : O.C :

$V_o = V_x$

21



Case :




$D : ON \rightarrow V_o = V_x$

$D : OFF \rightarrow V_o = 0$


* Transfer Characteristics :-

{ (V_o) versus (V_i) }



① During (-ve) H.C of V_i :

D → OFF ; Rev. → O.C



② During (+ve) H.C of V_i :-

$D \rightarrow$ F.W : $i_D = \frac{V_i - 4}{R}$



1] For $V_i > 4V, i_D > 0$

$\rightarrow D : ON \rightarrow V_o = 4V$ — ②



2] For $V_i < 4V, i_D < 0$

$\rightarrow D : OFF \rightarrow V_o = V_i$ — ③


Case 1



Case 2




* Clamping :-




$$V_{pp} = 10 - (-10) = 20 \text{ V.}$$

By Clamping.



$$V_{pp} = 14 - (-6) = 20 \text{ V.}$$




$$V_{pp} = 6 - (-14) = 20 \text{ V.}$$

* Clamping :-

A process of changing D.C. level of A.C input signal without changing the shape of P-P Value.

Standard :-




$$D.C.L = \frac{20 + (-10)}{2} = 5V$$

$$V_{pp} = 20 - (-10) = 30V$$

Draw $V_o(t)$?

Sol.


1] Start with H.C which make D ON.



$$-20 + V_c + 10 = 0 \rightarrow V_c = 10V$$

$$V_o = 10V$$

2] Consider H.C which makes D off.



$$10 + 10 + V_o = 0$$

$$V_o = -20 \text{ V}$$

$$20 \uparrow V_i$$

$$-10$$

$$V_o$$

$$10$$

$$-5$$

$$-20$$



= V_e Clamping
Shift down
→ direction of
D → down.

$$\rightarrow \text{D.C.L} = \frac{10 + (-20)}{2}$$

$$= -5 \text{ V}$$


* Type of Clamping \rightarrow Diode Direction.

* Value of Polarity of $V_B \rightarrow$ Clamping level & D.C. level.



2.4: Multi-Diodes Circuits :-

EXA.



$$V_{D1} = V_{D2} = 0.7 \text{ V}$$

$$r_{f1} = r_{f2} = 0$$

Find: I_{D1} , I_{D2} , V_o ; When:

i: $V_i = 1 \text{ V}$.


ii: $V_i = 4 \text{ V}$.

(homework)

Sol.

In General :-


1] For (ON) Diode : $I_D > 0$



2] For (OFF) Diode : $V_D < V_D$

(i) $V_i = 1V$:-

Assume D_1 & D_2 : ON :-



$$* -1 + V_{\delta_1} - V_{\delta_2} + V_0 = 0$$

$$V_0 = 1 - V_{\delta_1} + V_{\delta_2} = 1 \text{ V.}$$

$$* I_1 = \frac{5 - V_0}{R_1}$$

$$= \frac{5 - 1}{5} = \frac{4}{5} = 0.8 \text{ mA.}$$

$$\blacktriangleright I_1 = I_{D_2} = 0.8 \text{ mA.}$$

$$* -1 + V_{\delta_1} + V_x = 0$$

$$V_x = 1 - V_{\delta_1}$$

$$= 1 - 0.7 = 0.3 \text{ V.}$$

$$* I_2 : -V_x + I_2 \cdot R_2 - 5 = 0$$

$$I_2 = \frac{5 + 0.3}{R_2} = \frac{5.3}{10k} = 0.53 \text{ mA}$$

* KCL at node (x) :

$$I_{D_1} + I_{D_2} = I_2$$

$$I_{D_1} = 0.53 - 0.8$$

$$= -0.27 \text{ mA.}$$


Since $I_{D1} < 0$: $\therefore D_1 \rightarrow \text{OFF}$.

$$\rightarrow I_{D1} = 0.$$

$$* -1 + V_{D1} + V_x = 0$$

$$V_{D1} = 1 - 0.3 = 0.7 \text{ V.}$$

الآن نأخذ السؤال بنيتيكلين : $D_1 \Rightarrow \text{OFF}$; $D_2 \Rightarrow \text{ON}$



$$-5 + 5I_1 + V_{D2} + 10I_2 - 5 = 0$$

$$I_1 = I_2 = I_{D2}$$

$$I_{D2} = \frac{10 - 0.7}{15} = \frac{9.3}{15} = 0.62 \text{ mA}$$

$$V_{D2} = V_{D2} = 0.7 \text{ V.}$$


$V_o :$

$$-5 + 5I_1 + V_o = 0$$

$$V_o = 5 - 5 * 0.67$$

$$= 1.9V.$$

EXA:




$$V_{D1} = V_{D2} = V_{D3} = 0.7V.$$

find I_{D1} , I_{D2} , I_{D3} ?

Five Apple

Sol. :-

Assume $D_1, D_2, D_3 \rightarrow ON$:-

$$* -V_B - V_{\delta 3} = 0$$

$$\therefore V_B = -V_{\delta 3} = -0.7V$$

$$* -V_A + V_{\delta 2} - V_{\delta 3} = 0$$

$$V_A = 0$$

$$* I_1 = I_{D1} + I_{D2} \quad ; \text{ At node A.}$$

$$I_1 = \frac{5 - V_A}{R_1} = \frac{5 - 0}{5} = 1 \text{ mA.}$$

* I_{D1} :

$$-V_A + V_{\gamma 1} + I_{D1} R_2 - 10 = 0$$

$$\rightarrow I_{D1} = \frac{10 + V_A - V_{\gamma}}{5} = \frac{9.3}{5} = 1.86 \text{ mA}$$

* I_{D2} :

$$I_{D2} = I_1 - I_{D1}$$


$$= 1 - 1.86 = -0.86 \text{ mA}$$

∴ D_2 : OFF ; $I_{D2} = 0$ ✓

* $V_{\gamma 3} + 5I_{D3} - 5 = 0$


$$I_{D3} = 5 - 0.7$$

$$= \frac{4.3}{5} = 0.86 \text{ mA}$$



*New Assumption:

D₁ ON ; D₂ OFF ; D₃ ON



$$-5 + 5I_{D1} + V_{s1} + 5I_{D1} - 10 = 0$$

$$\diamond I_{D1} = \frac{15 - 0.7}{10k} = \frac{14.3}{10k} = 1.43 \text{ mA}$$

$$\diamond V_{D1} = V_{s1} = 0.7 \text{ V}$$

$$\diamond I_{D2} = 0$$

$$\diamond V_{D2} \rightarrow -V_A + V_{D2} + V_B = 0$$

$$\begin{aligned} *V_B &= -0.7 \text{ V} \\ -V_A + V_{s1} + I_{D1} * 5 - 10 &= \\ *V_A &= 0.7 + 1.43 * 5 - 10 \\ &= -2.3 \text{ V} \end{aligned}$$


$$V_{D2} = V_A - V_B = -2.3 + 0.7 = -1.6 \text{ V}$$

↓
(V_{D2}: OFF)

▣ $I_{D_3} = 0.86 \text{ mA}$

▣ $V_{D_3} = V_{S_3} = 0.7 \text{ V}$

EXA:



$V_0 = 0.7 \text{ V}$


$V_Z = 5.9 \text{ V}$

Find:

$I_Z, P_Z, V_{01}, V_{02}, V_{03} ?$

Sol. :-

Assume Diodes : ON :-



$$-10 + 1I + V_1 + 2I + V_2 + V_3 + 4I + V_3 - 5 = 0$$

$$I = \frac{15 - 3V_1 - V_2}{7k}$$

$$= \frac{15 - 3 \times 0.7 - 0.4}{7k} = 1 \text{ mA}$$

$$I = I_{D1} = I_{D2} = I_{D3} = 1 \text{ mA}$$

$$P_{D2} = I_{D2} \cdot V_{D2} = 1 \times 5.9 = 5.9 \text{ mW}$$

$$* -V_{D1} + V_1 - 5 = 0$$

$$V_{D1} = 0.7 - 5 = -4.3 \text{ V}$$

$$* -V_{D2} + V_2 + 4 \times 1 + V_3 - 5 = 0$$


$$V_{D2} = 1.4 + 4 - 5 = 0.4 \text{ V}$$

$$* -10 + 1 \times 1 + V_{D3} + V_{D3} = 0$$

$$V_{D3} = 10 - 1 - 0.7 = 8.3 \text{ V}$$



Chapter (5) :

The Bipolar Junction Transistor :-



*NPN Transistor.

*PNP Transistor.



1) It is three-terminal device ;

(Emitter , Base , Collector)

2) It is a two - PN-jn :

(B-E jn. and B-C jn.)

3) The Base is made thin and has low doping level compared to (E) ; to minimize No. of Carriers lost in base due to recombination.

4) It can be (NPN) or (PNP) , but it is NOT reversible ; because (E) & (C) are different in :

(i) Geometries .

(ii) Doping Level .

5) The arrow direction in (E) refers to conventional direction of (I_E).

6) Since it has two PN Jns ; So it can be biased in four operating modes.

7) It can be represented by two diodes back-to-back ; but it does not work as two diodes.

8) It is called Bipolar because the current is due to movement of both carriers (e^- & h^+).


* Operating Modes (for NPN) :-

There are four operating modes (Regions):

II Saturation mode :

(B-E Jn.) & (B-C Jn.) must be (F.W Biased).


BJT works as a Closed - Switch.



2] Cut-off mode :-

Both Jns. are (Reversed-Biased).

BJT works as open switch.






$$I_C = 0 ; I_E = 0$$

3] Forward - Active mode (FAM) :-

◆ B-E Jn. \rightarrow F.W.

◆ B-C Jn. \rightarrow ReV.


BJT works as an Amplifier to magnify the AC input signal.




4] Inverse Forward-Active mode:

- ◆ B-E Jn. \rightarrow Rev.
- ◆ B-C Jn. \rightarrow F.W.

It has certain applications in digital electronics.



* F.A.M Operation for NPN :



II Due to F.W biasing of B-E Jn. the maj. Carriers will be forced to cross B-E Jn, Some of them (Very Small components) will be lost in base by recombination.

The maj. component will be collected in collector due to electric field at collector.

∴ The Base will drive two Components.

I_{B1} : Compensating Component.

I_{B2} : diffusion Component.

$$* I_B = I_{B1} + I_{B2} \quad \text{and } (I_B \ll I_c).$$

Current in BJT (F.A.M) :-

$$I_E = I_{E_0} \left(e^{\frac{V_{BE}}{V_T}} - 1 \right)$$

$$I_E = I_{E_0} e^{\frac{V_{BE}}{V_T}}$$

$$I_{E_0} = 10^{-16} \rightarrow 10^{-14} \text{ A}$$

$$I_c = I_{c_0} e^{\frac{V_{BE}}{V_T}}$$

$$I_B = I_{B_0} e^{\frac{V_{BE}}{V_T}}$$

Since I_E , I_c , I_B are exponentially related to V_{BE} so I_E , I_c , I_B are linearly related to each other :-

$$I_E = I_C + I_B \quad (1)$$

$$I_C = \beta I_B \quad (2)$$

$$I_E = \beta I_B + I_B = (\beta + 1) I_B \quad (3)$$

$$I_E = I_C + \frac{I_C}{\beta} = I_C \left(1 + \frac{1}{\beta}\right)$$

$$= I_C \left(\frac{\beta + 1}{\beta}\right)$$

$$I_C = \left(\frac{\beta}{\beta + 1}\right) I_E = \alpha I_E \quad (4)$$

* Valid on F.A.M only.

Where:


β : Current gain in C.E Amp. \rightarrow Given in data sheet.

$$50 < \beta < 300$$

α : Current ratio in C.B Amp.


$$0.95 < \alpha < 1$$

* (BJT) Configuration (Connections) :-



Three Configuration according to
Common Terminal :-

1) Common Emitter Amp. :-




E \Rightarrow Common.

Input to base.

Output from Collector.

Current-gain : $A_I = \frac{I_o}{I_i} = \frac{I_c}{I_B} = \beta$

Common Base Amp. =



Base \Rightarrow Common terminal.

Input to E

Output from C

$$\text{Current-gain} = A_I = \frac{I_o}{I_i} = \frac{I_c}{I_E} = \alpha$$


$$\alpha = \frac{\beta}{\beta + 1}$$

$$\beta = \frac{\alpha}{1 - \alpha}$$

$$\text{For } \beta = 49 \rightarrow \alpha = \frac{49}{49 + 1} = 0.98$$

$$\text{For } \alpha = 0.89 \rightarrow \beta = \frac{0.89}{1 - 0.89} = 49$$

Common - Collector Amp.



C \rightarrow Common.

Input to Base


Output from E.

Current-gain : $A_I = \frac{I_E}{I_B} = (\beta + 1) \frac{I_B}{I_B}$

$\rightarrow A_I = \beta + 1$

* Current - Voltage Characteristics :-

of NPN BJT as C.E Amp :-



Output C/C :

a plot of I_C versus V_{CE} , for certain values of I_B .

I_c (mA)

25 μ .A


20 μ .A

15 μ .A

10 μ .A

$I_B = 5 \mu$.A

V_{CE} (V)



Break down Voltage :-

We can't increase V_{CE} indefinitely


We must avoid (BV_{CE0}), Break

down Value of V_{CE} when Base is

Open.

* BV_{CE0} : given in data Sheet.


5.2: DC Analysis of BJT Circuits:-



Given: $\beta = 100$, $V_{BE} = 0.7V$

Calculate: I_B , I_C , I_E , V_{CE} , P_D

Sol.



Assume the BJT in F.A.M :-

* KVL for B-E Loop :

$$-V_{BB} + I_B R_B + V_{BE} = 0$$

$$I_B = \frac{(4 - 0.7) \text{ V}}{220 \text{ k}} = \frac{3.3 \text{ V}}{220 \text{ k}} = 15 \mu\text{A}$$

$$I_C = \beta I_B = 100 * 15 = 1.5 \text{ mA}$$

$$I_E = (\beta + 1) I_B = 1.515 \text{ mA}$$

* V_{CE} ?

KVL for C-E Loop :

$$-10 + I_C R_C + V_{CE} = 0$$

$$V_{CE} = 10 - (1.5 * 5) = 2.5 \text{ V}$$

Check :

& Since $I_B > 0$: \therefore B-E Jn. F.W.

Since $V_{CE} > V_{BE}$: \therefore B-C Jn. Rev.

\Rightarrow BJT is in F.A.M.

P_D = Power dissipation in BJT

$$P_D = I_B \cdot V_{BE} + I_C \cdot V_{CE}$$


Since: $I_B \ll I_C$ and $V_{BE} \ll V_{CE}$

$$\therefore I_B V_{BE} \ll I_C V_{CE}$$

$$\rightarrow P_D \approx I_C \cdot V_{CE}$$

$$= 1.5 * 2.5 = 3.75 \text{ mW.}$$

ExA :-




Given : $V_{BE(ON)} = 0.7 \text{ V}$, $\beta = 100$,

$V_{CE(Sat)} = 0.2 \text{ V}$.

Find : I_B , I_C , I_E , V_{CE} , P_D ?

Sol.:

Assume the BJT in F.A.M :-



*KVL for B-E Loop:

$$-4 + I_B R_B + V_{BE} = 0$$

$$I_B = \frac{(4 - 0.7)}{220k} = \frac{3.3V}{220k} = 0.015 \text{ mA}$$

$$I_C = \beta I_B = 100 * 0.015 = 1.5 \text{ mA}$$

→ V_{CE} ?

*KVL for C-E Loop:

$$-V_{CC} + I_C R_C + V_{CE} = 0$$

$$V_{CE} = 10 - 1.5 \text{ mA} * 7k = 10 - 10.5 \\ = -0.5 \text{ V}$$

Since :

$$* V_{CE} < V_{BE} \quad \therefore \text{B-C Jn. is F.W.}$$

&

$$* I_B > 0 \quad \therefore \text{B-E Jn. is F.W.}$$

→ BJT is in Saturation mode.

$$\therefore V_{CE} = V_{CE(\text{sat})} = 0.2 \text{ V}$$

$$I_B = 0.015 \text{ mA}$$

→ $I_C \Rightarrow$ from C-E loop :

$$-10 + I_C R_C + 0.2 = 0$$

$$I_C = I_{C(\text{sat})} = \frac{(10 - 0.2) \text{ V}}{7 \text{ k}\Omega} = \frac{9.8 \text{ V}}{7 \text{ k}\Omega} = 1.4 \text{ mA}$$

$$I_E = I_C + I_B = 1.4 + 0.015$$

$$= 1.415 \text{ mA}$$

$$* P_D = I_B V_{BE} + I_C V_{CE} \quad ; \text{ In Sat. mode: } V_{CE} < V_{BE}$$

$$P_D = I_B V_{BE} + I_{C(\text{sat})} \cdot V_{CE(\text{sat})}$$

$$= 0.015 * 0.7 + 1.4 * 0.2$$

$$= 0.0105 + 0.28$$


$$= 0.2905 \text{ mW}$$

ExA :-


Given : $\beta = 100$, $V_{BE} = 0.7 \text{ V}$,

$V_{CE(sat)} = 0.3 \text{ V}$.

Find I_B , I_C , I_E , V_{CE} , P_D .



Sol. Assume the BJT in F.A.M. :



$$-0.5 + 100 I_B + V_{BE} = 0$$

$$I_B = \frac{(0.5 - 0.7) \text{ V}}{100 \text{ k}}$$

$$= -2 \mu\text{A}$$

Since $I_B < 0$:

\therefore B-E jn. is Rev.


\rightarrow BJT is in Cut-OFF Mode.

$$\text{So: } I_B = I_C = I_E = 0$$

$$-10 + I_C R_C + V_{CE} = 0$$

$$\therefore V_{CE} = 10 \text{ V}$$

ExA :




Given : $\beta = 49$, $V_{BE} = 0.7V$,

$V_{CE(sat.)} = 0.2V$.

Find : I_B , I_C , I_E , V_B , V_C , V_E ,

V_{CE} , P_D .

Sol.
Assume the BJT
in F.A.M.:-



$$I + I_B R_B + V_{BE} + I_E R_E - 7 = 0$$

$$\text{But: } I_E = (\beta + 1) I_B$$

$$\rightarrow I + I_B R_B + V_{BE} + (\beta + 1) I_B R_E - 7 = 0$$

$$I_B = \frac{(2 - 1 - 0.7) V}{R_B + (\beta + 1) R_E}$$

$$= \frac{0.3 V}{50k + 50 * 1}$$

$$= \frac{0.3 V}{100k} = 3 \mu A$$

$$I_c = \beta I_B = 3 * 49 = 0.147 mA$$

$$V_{CE} = ?$$

$$-10 + I_C R_C + V_{CE} + I_E R_E - 7 = 0$$

$$V_{CE} = 10 + 7 - I_C R_C - I_E R_E$$

$$= 17 - I_C R_C - I_E R_E$$

$$* I_E = (\beta + 1) I_B = 50 * 3 = 0.15 \text{ mA}$$

$$\therefore V_{CE} = 17 - (0.147 * 10 \text{ k}) - (0.15 * 1 \text{ k})$$

$$= 17 - 1.47 - 0.15 = 15.38 \text{ V}$$

Since:

$$V_{CE} > V_{BE} \rightarrow \text{BC-jn Rev.}$$

$$\& I_B > 0, \rightarrow \text{BE-jn F.W.}$$

\therefore BJT is in FAM.

$$V_C = ?$$

$$-10 + I_C R_C + V_C = 0$$

$$V_C = 10 - 0.147 * 10 = 8.53 \text{ V.} \quad \#$$

$$V_E = ?$$

$$-V_E + I_E R_E - 2 = 0$$

$$V_E = I_E R_E - 2 = 0.15 * 1 - 2 = -1.85 \text{ V.} \quad \#$$

$$V_B = ?$$

$$-1 + 50k * 3 \mu + V_B = 0$$

$$V_B = -1 - 0.003 * 50 = -1 - 0.15$$

$$= -1.15 \text{ V.} \quad \#$$


$$P_D = I_B V_{BE} + I_C V_{CE}$$

$$= (0.003 * 0.7) + (0.147 * 10.38)$$

$$= 0.0021 + 1.5$$

$$= 1.5021 \text{ mW.} \quad \#$$

* DC Load Line , Q-Point :-



Given :

$$\beta = 100, V_{BE} = 0.7V, V_{CE(sat)} = 0.2V$$

* D.C.L.L :- A straight line relates I_c to V_{ce} for the BJT in a certain circuit.

It is draw on Transistor O/P C/C.

It has a slope equal to : $-\frac{1}{R_{D.C}}$

Where:

R_{DC} : Total resistance in output Loop. (CE-Loop).

* KVL For CE-Loop :-

$$-V_{CC} + I_c R_c + V_{CE} = 0$$

$$I_c = \frac{V_{CC} - V_{CE}}{R_c} \quad \text{1} \rightarrow \text{D.C.L.L equation.}$$

$$y = b + mX \quad ; m = \text{Slope} = \frac{-1}{R_c}$$

or:


$$V_{CE} = V_{CC} - I_c R_c \quad \text{2} \rightarrow \text{D.C.L.L equation.}$$

* How to Draw (D.C.L.L) :-

from 2:

i) For $I_c = 0$, $V_{CE} = V_{CC}$: $P_1(10V, 0)$

ii) For $V_{CE} = 0$, $I_c = \frac{V_{CC}}{R_c}$: $P_2(0, 4mA)$




* Q-Point (Operating point):

The Value of (I_c) and (V_{ce}) for the BJT in the circuit.

How to Find Q-point Values ?

* From D.C Analysis :-

Assume FAM Operation



$$-1.5 + 40 I_B + V_{BE} = 0$$

$$I_B = \frac{(1.5 - V_{BE})}{40\text{k}} = \frac{0.8}{40\text{k}} = 0.02\text{ mA}$$

$$I_C = \beta I_B = 100 * 0.02 = 2\text{ mA} = I_{CQ}$$

$$-10 + I_C R_C + V_{CE} = 0$$

$$V_{CE} = 10 - 2 * 2.5 = 5\text{ V} = V_{CEQ}$$



$$Q\text{-pt} = (V_{CEQ}, I_{CQ})$$

$$= (5V, 2mA)$$

In FAM :-

IF $R_B \uparrow$: $I_B \downarrow$, $I_C \downarrow$ and $Q\text{-pt}$: Down.

IF $R_C \uparrow$:



IF $V_{CE} \uparrow$: R_C يلب and $Q\text{-pt}$: right.


كل شئ في Input Loop يؤثر على $Q\text{-pt}$ الأيمن أو الأيسر	كل شئ في out Put Loop يؤثر على $Q\text{-pt}$ اليمين أو اليسار.
--	---

In Sat. Mode :

If $R_B \downarrow$: I_C عولس , $V_{CE(sat)}$ عولس

∴ Q-PT : I_C و V_{CE} عولس

EXA. :-




Given: $\beta = 100$, $V_{BE} = 0.7V$, $V_{CE(sat)} = 0.3V$

1) Calculate Q-PT Values (I_{BQ} , I_{CQ} , V_{CEQ}).

2) Draw D.C.L.L , indicate Q-PT and Slope.

Sol. :-



Assume the BJT in FAM :-

$$R_B I_B + V_{BE} + I_E R_E - 5 = 0$$

$$I_E = (\beta + 1) I_B$$

$$\Rightarrow I_B (R_B + (\beta + 1) R_E) + V_{BE} - 5 = 0$$

$$I_B = \frac{5 - V_{BE}}{36 + (101 \times 4)} = \frac{4.3}{440} = 9.7 \mu\text{A}$$

$$I_C = \beta I_B = 100 \times 9.7 = 0.97 \text{ mA}$$

V_{CE} ?

$$-10 + 5I + V_{CE} + 4I_E - 5 = 0$$

$$\rightarrow I_E = (B+1)I_B = 0.87 \text{ mA}$$

$$\therefore V_{CE} = 15 - 0.87 * 4 - 5I$$

$$V_{CE} = 11.5 - 5I$$

$$I = I_C + I_L$$

$$\frac{10 - V_C}{R_C} = 0.86 + \frac{V_C}{R_L}$$

$$\frac{10 - V_C}{5} = 0.86 + \frac{V_C}{5}$$


$$10 - V_C = 4.3 + V_C \rightarrow V_C = \frac{5.7}{2} = 2.85 \text{ V}$$

$$I = \frac{10 - 2.85}{5} = 1.43 \text{ mA}$$

$$V_{CE} = 11.5 - 1.43 * 5 = 4.4 \text{ V ; FAM.}$$

$$I_L = \frac{V_C}{R_L} = \frac{2.85}{5k} = 0.57 \text{ mA}$$

2)



$$R_{Th} = R_C // R_L = 5 // 5 = 2.5k.$$

$$V_{Th} = \frac{10 * R_L}{R_L + R_C} = 5V.$$


$$\rightarrow -V_{Th} + I_C R_{Th} + V_{CE} + I_E R_E - 5 = 0$$

$$I_E = \frac{I_C}{\alpha} = \left(\frac{\beta + 1}{\beta} \right) I_C$$

∴ Assume $\beta \gg 1$ ∴ $I_E = I_C$

$$V_{CE} = V_{Th} + 5 - I_c \left(R_{Th} + \frac{(B+1)R_E}{B} \right) \quad \text{D.C.L.L. equ.}$$

$$\text{Slope} = \frac{-1}{R_{Th} + \frac{(B+1)R_E}{B}}$$



هنا في مجتمعنا...

أنا أقدم شاب فقير وتقتل الخلية فتاة ويرفضه أهلها

وأنا أقدم فاسد ونحن الخلية بها يقبلون ويقولون: سيدي الله

أليس المرادى هو نفسه الزاوية؟

* Biasing of BJT :-

1) Single-Base Resistor Biasing :-

Note:


1-Biasing : Applying DC Voltage to active devices (Diode, BJT, FET, OP-Amp.) to force it to work in a certain mode.

$$Z- X_c = \frac{1}{2\pi fC}$$

For DC Bias : $f=0$, $X_c = \infty$

$\therefore C$: open.

For AC Bias : $X_c \approx 0$




C_c : Coupling Capacitor.

Coupling for A.C signal ($X_c = 0$) : S.C.

Blocking for D.C signal ($X_c = \infty$) : O.C.

172

EXA:

Given: $V_{CC} = 12V$, $R_C = 6k\Omega$, $R_B = 1.13M\Omega$ $V_{BE} = 0.7V$, $V_{CE(sat)} = 0.3V$.Calculate: I_{CQ} , V_{CEQ} , $\Delta I_{CQ}\%$, $\Delta V_{CEQ}\%$ When $\beta = 100, 200$ and Comment.

Sol. Assume the BJT in FAM:

$$-V_{CC} + I_B R_B + V_{BE} = 0$$

$$I_B = \frac{V_{CC} - V_{BE}}{R_B} = \frac{(12 - 0.7)V}{1.13M\Omega}$$

$$= \frac{11.3}{1.13M} = 10\mu A = I_{BQ}$$

1) For $\beta = 100$:

$$I_{CQ} = \beta I_{BQ} = 100 * 10 = 1 \text{ mA}$$

$$-V_{CC} + I_{CQ} R_C + V_{CE} = 0$$

$$V_{CEQ} = 12 - (1 * 6) = 6 \text{ V}$$

∴ BJT in FAM.

2) For $\beta = 200$:

$$I_{CQ} = 200 * 10 = 2 \text{ mA}$$

$$V_{CEQ} = 12 - (2 * 6) = 0 \text{ V}$$


∴ BJT in Sat.

$$\Delta I_{CQ} \% = \frac{2-1}{1} * 100\% = 100\%$$

$$\Delta V_{CEQ} \% = \frac{0-6}{6} * 100\% = -100\%$$


$I_B \uparrow \rightarrow \beta \uparrow, I_C \uparrow$

تزيد وتقل بنفس النسبة



∴ This circuit is very sensitive to β variation, and has a bad bias-stability.

2) Voltage - Divider biasing Circuit :-




EXA:


Given : $V_{BE} = 0.7V$, $V_{CE(sat)} = 0.2V$.

Calculate : I_{CQ} , V_{CEQ} , $\Delta I_{CQ}\%$,

$\Delta V_{CEQ}\%$ when β is changed from 100 to 200 ?



Sol. For DC Analysis, all Cap.s : off.



$$V_{Th} = V_{cc} \cdot \frac{R_2}{R_1 + R_2} = \frac{12 * 6}{30 + 6} = 2V.$$

$$R_{Th} = R_1 // R_2 \\ = 30 // 6 = 5k\Omega.$$

$$-V_{Th} + I_B R_{Th} + V_{BE} + I_E R_E = 0$$

$$\rightarrow I_E = (\beta + 1) I_B$$

$$I_B = \frac{V_{Th} - V_{BE}}{R_{Th} + (\beta + 1) R_E} = I_{BQ}$$

$$I_{CQ} = \beta I_{BQ}$$

1) For $\beta = 100$;

$$I_{BQ} = \frac{(2 - 0.7)V}{5 + (101 * 0.6)} = \frac{1.3V}{65.6k} = 0.0198mA$$

$$I_{CQ} = 100 * 0.0198 = 1.98mA$$

$$-V_{CC} + I_C R_C + V_{CE} + I_E R_E = 0$$

$$V_{CE} = 12 - I_C R_C - I_E R_E$$

$$\rightarrow I_E = (\beta + 1) I_B = 2 \text{ mA}$$

$$V_{CE} = 12 - (1.98 * 2) - (2 * 0.6) \\ = 6.84 \text{ V}$$

2) For $\beta = 200$:

$$I_B = \frac{(2 - 0.7) \text{ V}}{5 + (201 * 0.6)} = \frac{1.3 \text{ V}}{126 \text{ k}} = 0.01 \text{ mA}$$


$$I_C = 200 * 0.01 = 2 \text{ mA}$$

$$I_E = (\beta + 1) I_B = 2.02 \text{ mA}$$

$$V_{CE} = 12 - (2 * 2) - (2.02 * 0.6) \\ = 6.78 \text{ V}$$


$$\Delta I_C = \frac{2 - 1.98}{1.98} * 100 \% = \frac{0.02}{1.98} * 100 \% \\ = 1\%$$

$$\Delta V_{CE} = \frac{6.78 - 6.8}{6.8} * 100 \% = -0.3\%$$



In this circuit, the Q.pt is Very Stable against β -Variation.

The circuit has Very Good Bias-Stability.



* Bias-Stable Condition :-

$$I_B = \frac{V_{TH} - V_{BE}}{R_{TH} + (B+1)R_E} = I_{BQ}$$

$$I_C = B I_{BQ}$$

$$= B \frac{(V_{TH} - V_{BE})}{R_{TH} + (B+1)R_E}$$

if $(R_{TH} \ll (B+1)R_E)$ & $(B \gg 1)$

$$\therefore I_{CQ} \approx \frac{V_{TH} - V_{BE}}{R_E}$$

$I_C \approx \beta I_B$
etc

For Bias-Stable Condition : Choose

$$R_{TH} = 0.1 (B+1) R_E \quad \therefore R_{TH} \ll (B+1) R_E$$

[For Design]

* To Check For Bias - Stable Case;

Show that;

$$R_{Th} \ll 0.1 (\beta + 1) R_E$$

ExA: Use a BJT with $\beta = 100$,


$$V_{BE} = 0.7V,$$

Design a bias - Stable to have

$$I_{CQ} = 2mA, V_{CEQ} = 5V,$$

$$\text{Use } R_E = 0.4k\Omega, V_{CC} = 10V.$$

Sol.



لازم تفرق
کلیتاً فراموش

For bias - stable design:

$$R_{Th} = 0.1 (\beta + 1) R_E \quad \text{Condition}$$

R_C ?

$$-V_{CC} + I_C R_C + V_{CE} + I_E R_E = 0$$

$$\rightarrow I_E = \left(\frac{\beta + 1}{\beta} \right) I_C = \frac{101}{100} \times 7 = 7.07 \text{ mA}$$

$$I_C R_C = V_{CC} - V_{CE} - I_E R_E$$


$$= 10 - 5 - (7.07 \times 0.4) = 4.2 \text{ V}$$

$$R_C = \frac{4.2}{7 \text{ mA}} = 600 \Omega$$

$$R_{Th} = 0.1 (101) \times 0.4 = 4 \text{ k}\Omega$$

$$R_{Th} = R_1 \parallel R_2$$

$$R_{Th} = \frac{R_1 R_2}{R_1 + R_2}$$



$$R_1 * V_{Th} = V_{cc} \frac{R_2}{R_1 + R_2} * R_1$$

$$R_1 V_{Th} = V_{cc} R_{Th}$$

$$R_1 = \frac{V_{cc} \cdot R_{Th}}{V_{Th}}$$

$$V_{Th} = ?$$

$$-V_{Th} + I_B R_{Th} + V_{BE} + I_E R_E = 0$$

$$V_{Th} - I_B R_{Th} + V_{BE} + I_E R_E$$

$$* I_B = \frac{I_C}{\beta} = \frac{2}{100} = 0.02 \text{ mA}$$

$$* I_E = 7.07 \text{ mA}$$

$$\begin{aligned} \rightarrow V_{Th} &= 0.021 * 4 + 0.7 + 7.07 * 0.4 \\ &= 0.08 + 0.7 + 0.808 \\ &= 1.588 \text{ V} \end{aligned}$$


$$R_1 = \frac{10}{1.588} * 4 = 26 \text{ k}\Omega$$

$$R_2 = \frac{R_1 \cdot R_{Th}}{R_1 - R_{Th}} = \frac{26 * 4}{26 - 4} = \frac{104}{22} = 4.7 \text{ k}\Omega$$




$$-10 + I_c R_c + V_{CE} + \left(\frac{\beta+1}{\beta}\right) I_c R_E = 0$$


$$V_{CE} = 10 - I_c \left(R_c + \left(\frac{\beta+1}{\beta}\right) R_E \right)$$



EXA.:



Find R_{Th} , V_{Th} ?



$$R_{Th} = 15 // 15 // 15 = 5k\Omega$$

V_{Th} :

method **I** : By using Super position:

$$V_{Th} = \frac{8(15 // 15)}{15 + 7.5} + \frac{5(7.5)}{15 + 7.5} + \frac{2(7.5)}{7.5 + 15}$$

$$= \frac{15(7.5)}{27.5} = 5V$$


method **II** : KCL at node (X) :

$$I_1 + I_2 = I_3$$


$$\frac{8 - V_x}{15} + \frac{5 - V_x}{15} = \frac{V_x - 2}{15}$$

$$3V_x = 15$$

$$V_x = 5V$$



EXA : $+10V$





Find R_{Th} , V_{Th} ? $-5V$

Sol.

$$R_{Th} = 30 \parallel 20$$

$$= 12 \text{ k}\Omega$$





By Super Position :-

$$V_{Th} = \frac{10 * 20}{20 + 30} + \frac{(-5)(30)}{20 + 30}$$

$$= 4 - 3 = 1V$$

KCL at X :-

$$I_1 = I_2$$

$$\frac{10 - V_{Th}}{30} = \frac{V_{Th} - (-5)}{20}$$


$$20 - 2V_{Th} = 3V_{Th} + 15 \rightarrow V_{Th} = 1V$$



5.5 :- Multitransistor Circuits :-

I) Cascade (Ct) :- +12V

EXA.



Given T_1 & T_2 are identical,

$$\beta_1 = \beta_2 = 100$$


$$V_{BE1} = V_{BE2} = 0.7V$$

$$V_{CE1(sat)} = V_{CE2(sat)} = 0.2V$$

Find :- I_{B1} , I_{C1} , I_{E1} , V_{CE1} , I_{B2} , I_{C2} ,

I_{E2} , V_{CE2} , V_{C1} , V_{B2} , V_{E2} , V_{E1} . . ?

Sol. -> تحويل الدارة إلى Thevenin Equ. CCT



$$V_{CC} + I \cdot R_c + V_{CE1} + I_{E1} R_{E1} = 0$$

$$V_{CE1} = V_{CC} - I_{E1} R_{E1} - I \cdot R_c$$

$$= 10.15 - 3I$$

$$I = I_{C1} + I_{B2}$$

$$V_{Th} = \frac{12 * 30}{90 + 30} = 3V$$

$$R_{Th} = \frac{30 // 90}{120} = \frac{2700}{120} = 22.5 k\Omega$$

$$-V_{Th} + I_{B1} R_{Th} + V_{BE1} + (\beta + 1) I_{B1} R_{E1} = 0$$

$$I_{B1} = \frac{V_{Th} - V_{BE1}}{R_{Th} + (\beta + 1) R_{E1}} = \frac{(3 - 0.7)V}{(22.5 + 101)k}$$

$$= \frac{2.3}{123.5 k}$$

$$= 0.018 \text{ mA}$$

$$I_{C1} = \beta I_{B1} = 1.8 \text{ mA}$$

$$I_{E1} = (\beta + 1) I_{B1} = 1.818 \text{ mA}$$

$$-V_{C1} + V_{BE2} + ((\beta + 1) I_{B2}) R_{E2} - 10 = 0$$

$$I_{B2} = \frac{V_{C1} + 10 - 0.7}{101 * 5} = \frac{V_{C1} + 9.3}{505}$$

$$I = I_{C1} + I_{B2}$$

$$\frac{12 - V_{C1}}{3} = 1.8 + \frac{V_{C1} + 9.3}{505}$$

$$\frac{505}{3} (12 - V_{C1}) = 1.8 * 505 + V_{C1} + 9.3$$

$$2020 - 168.3 V_{C1} - V_{C1} = 918.3$$

$$-169.3 V_{C1} = -1101.7$$

$$V_{C1} = 6.5V$$

$$I = \frac{12 - V_{C1}}{3} = \frac{12 - 6.5}{3} = 1.8 \text{ mA}$$

$$I_{B2} = \frac{V_{C1} + 9.3}{505} = 0.031 \text{ mA}$$

$$I_{C2} = \beta I_{B2} = 3.1 \text{ mA}$$

$$I_{E2} = (\beta + 1) I_{B2}$$

$$= 101 * 0.031 = 3.131 \text{ mA}$$

$$-12 + V_{CE2} + I_{E2} R_{E2} - 10 = 0$$

$$V_{CE2} = 12 - I_{E2} R_{E2} + 10$$

$$= 12 - 15.6 + 10 = 6.4V$$

#

* For Second Stage ; The DCLL equ. :

$$-V_{CE2} = 10 + 12 - I_{C2} \left(\frac{B+1}{B} R_{E2} \right)$$

#

EXA. :

Given : Q_1 & Q_2 are identical with

$$\beta = 100, V_{BE} = 0.7V$$


Design the circuit such that

$$I_{C2} = 2mA$$

$$V_{CE1} = V_{CE2} = 4V$$

$$(I_{C2} = I_{E2} = I_{C1}) \quad \text{and Choose} \\ R_1 + R_2 + R_3 = 300k\Omega$$

2) Cascode Circuit :-



$I_C \approx I_E$ For D.C Analysis.

Sol.

R_c P KVL for O/P LOOP:

$$-12 + I_{C2} R_c + V_{CE2} + V_{CE1} + I_{E1} R_E = 0$$

$$I_c R_c = 12 - 4 - 4 - 2 * 1 = 10 - 8 = 2V.$$

$$R_c = \frac{2V}{2mA} = 1k\Omega.$$

$$R_3 = \frac{V_{B1}}{I}$$

$$I = \frac{V_{CC}}{R_T} = \frac{12}{300k} = 0.04 \text{ mA.}$$

$$-V_{B1} + V_{BE1} + I_{E1} R_E = 0$$

$$V_{B1} = 0.7 + 2 * 1 = 2.7V.$$

$$\therefore R_3 = \frac{2.7}{0.04} = 67.5 k\Omega$$

$$R_2 = \frac{V_{B2} - V_{B1}}{I}$$

$$-V_{B2} + V_{BE2} + V_{CE1} + I_{E1} R_E = 0$$


$$V_{B2} = 0.7 + 4 + 2 * 1 = 6.7V.$$

$$R_2 = \frac{(6.7 - 2.7) \text{ V}}{0.04 \text{ mA}} = 100 \text{ k}\Omega$$

$$R_1 = \frac{V_{CC} - V_{B2}}{I} = \frac{12 - 6.7}{0.04}$$

$$= \frac{5.3}{0.04} = 132.5 \text{ k}\Omega$$

EXA:



(DC Analysis) I_{B1}, I_{C1}, I_{E1} (Design)

$$I = P, V_{B1} = P, V_{B2} = P, V_{CE1} = P, V_{CE2} = P,$$

Ch 3:- Field-Effect Transistor:

(FET) :-

Unipolar Device (only one type of carrier)

$I_G = 0, I_D = I_S$

JFET



MOSFET

electrons


Holes

N-channel

P-channel



Gate



MOSFET






[Metal - Oxide - Semiconductor Field Effect Transistor]

Normally-off

① The channel is induced electronically,
 Enhancement Mos
 [E-Mos]

Normally ON

① There is a physical channel,
 Depletion Mos
 [D-Mos]



* E-MOS

205

① N-Channel E-MOS

(a) Structure

(b) Operation.

(c) I-V characteristic.

(d) D.c Analysis of N-Channel MOS.

(e) Multistage MOSFET Ccts.

#.



Ex. 1 : (ZZ/12) # الانيسين 207

V_{TN} : Threshold Voltage for N-Channel.



~~Ex~~ $V_{GS} > V_{TN}$

* N-Channel E-MOS :-




بين أن V_{GS} أكبر من V_{TN}



Normally off G



C/C :



* Operations Regn :- (The MOSFET works as

① Saturation Regn :- an Amplifier

When $V_{DS} > V_{DS}(sat)$ (constant current source).

Where $V_{DS}(sat) = V_{GS} - V_{TN}$

$$I_D = k_n (V_{GS} - V_{TN})^2$$


k_n : (Conduction parameter) $\left\{ \frac{mA}{V^2} \right\}$
Given.


$$k_n = \frac{\mu C_{ox} \cdot w}{2L}$$

w, L : Width & Length of channel.

μ_n : electron mobility.

C_{ox} : gate-oxide-capacitance (Per unit Area) F/m^2





$$C_{ox} = \frac{\epsilon A}{d}$$

$$\frac{C_{ox}}{A} = \frac{\epsilon}{d} = C_{ox}'$$

② Non Sat - Regn : (Linear Regn)

When $V_{DS} < V_{DS}(sat)$

then ~~$I_D = k_n [(V_{GS} - V_{TN}) V_{DS} - \frac{1}{2} V_{DS}^2]$~~

$$I_D = k_n [(V_{GS} - V_{TN}) V_{DS} - \frac{1}{2} V_{DS}^2]$$

For small values of V_{DS} :-

$$I_D \approx k_n (V_{GS} - V_{TN}) V_{DS}$$

$$\frac{V_{DS}}{I_D} = R_{mos} = \frac{1}{k_n (V_{GS} - V_{TN})}$$

Voltage var.
resistance V_{GS}

1

In this Regn. The mosfet works as a ~~variable~~ Voltage Variable Resistor (VVR).

D-C Analysis of MOSFETs

Ex A:

Given:

$$V_{TN} = 1V$$


$$K_n = 0.2 \text{ mA/V}^2$$

1) calculate

V_{GS} , I_D , V_{DS} , P_D

2) Draw D-C-Load line;

find its slope & Indicate Qpt.



Assume the MOSFET in Sat. :-

$$I_D = K_n (V_{GS} - V_{TN})^2$$

$$V_{GS} = V_G - V_S$$

$$= \frac{V_{DD} \cdot R_2}{R_1 + R_2} - 0 = \frac{5 \cdot 2}{3 + 2} - 0$$

$$= \underline{\underline{2V}} \#.$$

$$I_D = 0.2(2-1)^2 = \underline{\underline{0.2mA.}}$$

KVL for out Loop :-

$$-V_{DD} + I_D R_D + V_{DS} = 0$$

$$V_{DS} = 5 - 0.2 * 10 = \underline{\underline{3V}}$$

Check:

$$\underline{\underline{V_{DS(sat)}}} = \underline{\underline{V_{GS} - V_{TN}}} = 2 - 1 = \underline{\underline{1V}}$$

Since $V_{DS} > V_{DS(sat)}$ ∴ Mosfet

in Sat. -

$$P_D = I_D V_{DS} = 0.2 * 5 = \underline{\underline{0.6 \text{ mW}}}$$


D.C.L.L :-

KVL for 'D-S Loop' :-

$$-V_{DD} + \underline{I_D R_D} + V_{DS} = 0$$

$$V_{DS} = V_{DD} - I_D R_D \quad \text{--- D.C.L.L. eqn}$$

Slope = $-\frac{1}{R_D}$ Sat. Point: $V_{DS} = 0$



① for $I_D = 0 \Rightarrow V_{DS} = V_{DD} = 5 \text{ V}$.

$P_1 (5 \text{ V}, 0)$

cut off $I_D = 0$ point A


$$\boxed{2} \text{ For } V_{DS} = 0 \Rightarrow I_D = \frac{V_{DD}}{R_D} \\ = \frac{5}{10} = 0.5 \text{ mA.}$$

$$P_z (0, 0.5 \text{ mA})$$

EXA:

Given: $k_n = 0.25 \frac{mA}{V^2}$

$V_{TN} = 1V.$



Find:

- 1) Calculate $V_{GS}, I_D, V_D, V_S, V_{DS}, P_D$

2) Write D.C.L.L Equ. & find its slope.

Sol. Assume the MOSFET in Sat. :-

$$I_D = k_n (V_{GS} - V_{TN})^2 \quad \text{--- (1)}$$

$$I_G R_G + V_{GS} + I_D R_S - 5 = 0$$

$$V_{GS} = 5 - I_D R_S = 5 - 4I_D$$

$$\therefore I_D = \frac{5 - V_{GS}}{4} \quad \text{--- (2)}$$

□

Subs. (2) in (1):

$$\frac{5 - V_{GS}}{4} = 0.25 (V_{GS} - 1)^2$$

$$5 - V_{GS} = (V_{GS}^2 - 2V_{GS} + 1)$$

$$V_{GS}^2 - V_{GS} - 4 = 0$$

$$V_{GS} = \frac{-(-1) \pm \sqrt{(-1)^2 - 4(1)(-4)}}{2}$$

$$= \frac{1 \pm \sqrt{17}}{2} \Rightarrow \frac{1 - 4.1}{2} = -1.5$$

$$\text{or } \Rightarrow \frac{1 + 4.1}{2} = 2.5$$

∞ $V_{GS} = 2.5 \text{ V}$

$$I_D = \frac{5 - 2.5}{4} = 0.6 \text{ mA}$$

✓
القيمة
التي
نريد
التي
نريد
التي
نريد



V_D ?

$$-7 + R_D I_D + V_D = 0$$

$$V_D = 7 - 0.6 * 8 = 2.2 \text{ V} \quad \checkmark$$

V_S ?

$$-V_S + I_D R_S - 5 = 0$$

$$V_S = I_D R_S - 5 = 0.6 * 9 - 5 = -2.6 \text{ V}.$$

V_{DS} ?

~~$$-V_{DD} + I_D R_D + V_{DS} + I_D R_S - 5 = 0$$~~

$$V_{DS} = 7 * 5 - 0.6(8+9) = 12 - 7.2 = 4.8 \text{ V}.$$

#.



$$\underline{V_{DS}(\text{sat.})} = V_{GS} - V_{TN}$$

$$= 2.5 - 1 = 1.5 \text{ V}$$

$$V_{DS} > V_{DS}(\text{sat.})$$


∴ MOSFET in Sat.

② D.C.L.L:

$$-V_{DD} + I_D R_D + V_{DS} + I_D R_S - S = 0$$

$$V_{DS} = 12 - I_D (R_D + R_S)$$

$$\text{Slope} = - \frac{1}{R_D + R_S}$$



$V_{DD} \uparrow \rightarrow \phi\text{-pt} : \text{right}$ 219

~~the~~
 $R_D \uparrow \rightarrow \phi\text{-pt} : \text{left}$

$R_S, V_{SS} \xrightarrow{\text{تؤثر}} \underline{V_{GS}}$ and $\underline{I_D}$

فتؤثر على $\phi\text{-pt}$ الأيمن
 للأعلى وللأسفل ولليمين
 ولليسار
إذا تبتعدت V_{GS} إذا تبتعدت I_D

* If $R_S = 0$, then: $V_{GS} = V_G - V_S$
 $V_S = \underline{\underline{-5V}}$
 $V_{GS} = 5V$

$I_D = 0.25(5-1)^2 = \underline{\underline{4mA}}$

$V_{DS} = 12 - I_D R_D = 12 - 4 * 8 = \underline{\underline{-20V}}$

$V_{DS(sat)} = V_{GS} - V_{TN} = 5 - 1 = 4V$
 MOSFET in non sat. (linear)

$$I_D = K_n [2(V_{GS} - V_{TN})V_{DS} - V_{DS}^2]$$

$$I_D = 0.25 [2(5-1)V_{DS} - V_{DS}^2]$$

$$I_D = 2V_{DS} - 0.25V_{DS}^2$$

$$-7 + I_D R_D + V_{DS} - 5 = 0$$

~~$$I_D = \frac{12 - V_{DS}}{8k}$$~~

$$\Rightarrow \frac{12 - V_{DS}}{8k} = 2V_{DS} - 0.25V_{DS}^2$$

$$12 - V_{DS} = 16V_{DS} - 2V_{DS}^2$$

$$2V_{DS}^2 - 17V_{DS} + 12 = 0$$

$$V_{DS} = \frac{17 \pm \sqrt{(17)^2 - 4 * 2 * 12}}{4}$$


$$= \frac{17 \pm \sqrt{193}}{4} = \frac{17 \mp 14}{4}$$

$\Rightarrow 0.75$
 $\Rightarrow 7.5$

(6)

$$I_D = \frac{12 - 0 + 5}{8} = \frac{17 \text{ mV}}{8} = 1.3 \text{ mA}$$

EXA:



$$k_n = 0.5 \text{ mA/V}^2, \quad V_{TN} = 2 \text{ V}$$

- ① calculate $V_{GS}, V_{S}, V_{D}, I_D, V_{DS}, P_D$
- ② Draw D.C.L.L & indicate Qpt

Sol:

$$I_D = k_n (V_{GS} - V_{TN})^2$$

$$V_{GS} = V_G - V_S$$

$$V_G = \frac{7 * R_2}{R_1 + R_2} + \frac{(-5) R_1}{R_1 + R_2}$$

$$= \frac{7 * 50}{100} - \frac{5 * 50}{100} = 1V$$

~~Not~~ or: $V_G = \frac{(7 - (-5)) R_2}{R_1 + R_2} + (-5)$

$$= \frac{12 * 50}{100} - 5 = 1V$$

$$V_S = I_D R_S - 5$$

$$V_S = 2 I_D - 5$$

$$V_{GS} = V_G - V_S = 1 - 2 I_D + 5 = 6 - 2 I_D$$

$$I_D = \frac{6 - V_{GS}}{2} = 0.5 (V_{GS} - 4V_{GS} + 4)$$

$$6 - V_{GS} = V_{GS}^2 - 4V_{GS} + 4$$

$$V_{GS}^2 - 3V_{GS} - 2 = 0$$

$$V_{GS} = \frac{3 \pm \sqrt{9 - (4 \cdot 1 \cdot -2)}}{2}$$

$$\Rightarrow V_{GS} = \boxed{3.5} \text{ V}$$

$$\text{or } \Rightarrow V_{GS} = \frac{3 - \sqrt{17}}{2} = \underline{\underline{-0.5}}$$

$$I_D = \frac{6 - 3.5}{2} = 1.25 \text{ mA}$$

$$V_S = 1.25 * 2 - 5 = -2.5 \text{ V}$$

$$V_D = 7 - 1.25 * 1.5 = 5.2 \text{ V}$$

$$V_{DS} = 5.2 - (-2.5) = 7.7 \text{ V}$$

[9]

$$P_D = I_D V_{DS}$$

$$= 1.25 * 7.7 = 9.5 \text{ mW}$$


② D.C.L.L:

$$-V_{DD} + I_D R_D + V_{DS} + I_D R_S - 5 = 0$$

$$V_{DS} = V_{DD} + V_{SS} - I_D * (R_D + R_S)$$

for $I_D = 0$, $V_{DS} = V_{DD} + V_{SS} = 12 \text{ V}$

for $V_{DS} = 0$, $I_D = \frac{12}{3.5 \text{ k}} = 3.4 \text{ mA}$




$$R_2 = 0 \quad \therefore \quad V_G = 7$$

225

$$-7 + R_1 * I_G \neq V_G = 0$$

$$V_G = 7$$



Sat. Region $V_{GS} > V_{th}$

$$V_{DS} \geq V_{DS(sat)}$$

$$\begin{aligned} V_G &= V_D \\ V_{GS} &= V_{DS} \end{aligned}$$

Ex 1:

11/17

0-31

223

Multitransistors CCTs:

1) Cascade Config. :-

Given:

$$k_{n1} = 0.5 \text{ mA/V}^2$$


$$k_{n2} = 0.2 \text{ mA/V}^2$$

$$V_{TN1} = V_{TN2} = 1 \text{ V}$$

Calculate: V_{GS1} , I_{D1}

V_{S1} , V_{G1} , V_{DS1} , V_{GS2}

I_{D2} , V_{S2} , $V_{DS2} = V_i$



Sol.

all caps are open \rightarrow D.C Analysis.

Assume M_1 & M_2 in Sat. Region :-

$$I_{D1} = k_{n1} (V_{GS1} - V_{TN1})^2$$

$$V_{GS1} = V_{G1} - V_{S1}$$

$$V_{G1} = \frac{6 * R_2}{R_1 + R_2} + \frac{(-4) * R_1}{R_1 + R_2}$$

$$= 3 - 2 = 1 \text{ V}$$



$$-V_{S1} + I_{D1} R_{S1} - 4 = 0$$

$$V_{S1} = 24 I_{D1} - 4$$

$$V_{GS1} = 1 + 4 - 24 I_{D1}$$

$$V_{GS1} = 5 - 24 I_{D1}$$

$$I_{D1} = \frac{5 - V_{GS1}}{24}$$

$$* \frac{5 - V_{GS1}}{24} = 0.5 (V_{GS1} - 1)^2$$

$$5 - V_{GS1} = 12 (V_{GS1}^2 - 2V_{GS1} + 1)$$

$$12V_{GS1}^2 - 23V_{GS1} + 7 = 0$$

$$V_{GS1} = \frac{23 \mp \sqrt{(23)^2 - 4 \cdot 12 \cdot 7}}{24}$$

$$= \frac{23 \mp \sqrt{600 - 336}}{24}$$

$$= \frac{23 \mp \sqrt{264}}{24}$$

$$\begin{array}{l} \uparrow 1.53 \text{ V } \checkmark \\ \downarrow 0.38 \text{ V} \end{array}$$

$$I_{D1} = \frac{5 - 1.53}{24} = \frac{3.5}{24} = 0.14 \text{ mA}$$



$$V_{S1} = 0.14 * 4 - 4$$
$$= -0.64 \text{ V}$$

229

$$V_{D1} = 6 - I_{D1} R_D$$
$$= 6 - 0.14 * 20 = 6 - 2.8 = 3.2 \text{ V}$$

$$V_{DS1} = V_{D1} - V_{S1} = 3.2 - (-0.64)$$
$$= 3.8 \text{ V}$$

$$* I_{D2} = k_{n2} (V_{GS2} - V_{TN2})$$

$$V_{GS2} = V_{G2} - V_{S2}$$

$$V_{G2} = V_{D1} = 3.2 \text{ V}$$

$$-V_{S2} + I_{D2} R_{S2} - 4 = 0$$

$$\boxed{V_{S2} = 10 I_{D2} - 4}$$

$$V_{GS2} = 3.2 + 4 - 10 I_{D2}$$

$$V_{GS2} = 7.2 - 10 I_{D2}$$

3

$$I_{D2} = \frac{7.2 - V_{GS2}}{10}$$

$$\frac{7.2 - V_{GS2}}{10} = 0.2 (V_{GS2}^2 - 2V_{GS2} + 1)$$

$$7.2 - V_{GS2} = 2V_{GS2}^2 - 4V_{GS2} + 2$$

$$2V_{GS2}^2 - 3V_{GS2} - 5.2 = 0$$

$$V_{GS2} = \frac{3 \pm \sqrt{(3)^2 + 4 * 2 * 5.2}}{4}$$

$$= \frac{3 \pm 7}{4} = 2.5 \text{ V } \checkmark$$

$$\text{or: } -1 \text{ V } \times$$

$$\text{oo } \boxed{V_{GS2} = \underline{2.5 \text{ V}}}$$

$$I_{D2} = \frac{7.2 - 2.5}{10} = \frac{4.7}{10} = \underline{0.47 \text{ mA}}$$

$$V_{S2} = 10 * 0.47 - 4 = \underline{0.7 \text{ V}}$$

$$V_{D2} = \underline{6 \text{ V}}$$

$$V_{DS2} = \underline{6 - 0.7 = 5.3 \text{ V}}$$

[4]

DCLL for M_2 :-


231

$$-6 + V_{DS2} + I_{D2} R_{S2} - 4 = 0$$

$$V_{DS2} = 10 - I_{D2} R_{S2}$$

$$\text{Slope} = -\frac{1}{R_{S2}}$$

2) Cascode Config. :-



M_1 & M_2 are identical,

$K_n = 0.5 \text{ mA/V}^2$

$V_{TN} = 1V$

Design the cct. such that:

$I_{DQ} = 0.25 \text{ mA}$

$V_{DS1} = V_{DS2} = 3V$

(Choose $R_T = R_1 + R_2 + R_3 = 500k$)

Sol.

232

$$R_D = ?$$

$$-5 + I_D R_D + V_{DS1} + V_{DS2} + I_D R_S - 5 = 0$$

$$I_D R_D = 5 + 5 - 3 - 3 - 0.25 * 10$$
$$= 1.5 \text{ V}$$

$$R_D = \frac{1.5 \text{ V}}{0.25 \text{ mA}} = 6 \text{ k}\Omega.$$

$$R_3 = \frac{V_{G2} + 5}{I}$$

$$I = \frac{5 - (-5)}{R_T} = \frac{10}{500 \text{ k}} = 0.02 \text{ mA}$$

$$-V_{G2} + V_{GS2} + I_D R_S - 5 = 0$$

$$V_{G2} = V_{GS2} - I_D R_S - 5$$

$$I_{D2} = k_n (V_{GS2} - V_{TN})^2$$

$$V_{GS2} = \sqrt{\frac{I_D}{k_n}} + V_{TN}$$

$$= \sqrt{\frac{0.25}{0.5}} + 1 = \sqrt{0.5} + 1 = 1.7 \text{ V}$$

7

$$V_{G2} = 1.7 + 0.25 * 10^{-5} \\ = -0.8$$

$$-V_{G2} + I R_3 - 5 = 0$$

$$R_3 = \frac{V_{G2} + 5}{I} = \frac{4.2 \text{ V}}{0.02 \text{ mA}} = 210 \text{ k}\Omega$$

$$R_2 = \frac{V_{G1} - V_{G2}}{I}$$

$$-V_{G1} + V_{GS1} + V_{DS2} + I_D R_S - 5 = 0$$

$$V_{G1} = V_{GS1} + V_{DS2} + I_D R_S - 5$$

$$R_2 =$$

$$R_1 = \frac{5 - V_{G1}}{I}$$


MOSFET

Unipolar Transistor !!

MOSFET: It refers to Metal Oxide-Semiconductor-Field Effect Transistor.

It is three terminals device source, Drain and gate.
The distance between Drain and Source is called channel.

The gate is isolated from drain and source by a layer of oxide so always $I_G = 0$ and $I_D = I_S$.



There are two types of MOSFET = Enhancement MOSFET and Depletion MOSFET.
Each type is classified into: n-channel and p-channel.

In n-channel: The carriers are electrons.





In p-channel: The carriers are holes.

In Depletion MOSFET, there is a channel physically exists between source & drain. It requires only small voltage on drain to start a current so it is called "Normally ON" device. (It works even when $V_{GS} = 0$).

In Enhancement MOSFET, the channel is electronically induced when a certain voltage is applied between gate and source (V_{GS}).


To establish a channel, the value of V_{GS} must be \rightarrow certain voltage, called Threshold Voltage:
 $V_{TN} \rightarrow$ For n-channel and is +ve.
 $V_{TP} \rightarrow$ For p-channel and is -ve.

The symbols for E-MOS and D-MOS are shown



The direction of arrow head referse to the conventional direction of Drain Current I_D which hole movement direction.


N-channel Enhancement MOSFET



operation: For $V_{GS} > V_{TN}$, there is electronic channel under gate, when +ve V_{DS} is applied electrons flow from source to drain, So the conventional direction of I_D is from $D \rightarrow S$.

Ideal Current-Voltage characteristics of NMOS

The I-V characteristic for n-channel E-MOS is shown in Fig.



Where:
 $V_{DS(s)}$ is a function of V_{GS} and is given by:

$$V_{DS(s)} = V_{GS} - V_{TN}$$

As shown, there are two operation regions:

- ① Linear Region or nonsaturation Regn.
- The MOSFET will be in this region when:

$$V_{DS} < V_{DS(sat)} \text{ where } V_{DS(sat)} = V_{GS} - V_{TN}$$

The drain current is given by:

$$I_D = K_n [2(V_{GS} - V_{TN})V_{DS} - V_{DS}^2]$$

where: K_n : conduction parameter given in (mA/V^2) and given data sheet.

V_{TN} : Threshold Voltage for n-channel (given) and it is +ve value. The MOSFET is used as a Resistor

② Saturation Region:

The MOSFET will be in Saturation Regn. when $V_{DS} > V_{DS(sat)}$, I_D is independent on V_{DS} and is given by: $I_D = K_n (V_{GS} - V_{TN})^2$

In this Regn. the MOSFET is used as an Amplifier


D.C Analysis of MOSFET CCTs:

EXA 1: Given the parameters for the MOSFET shown in Fig: $V_{TN} = 1V$, $K_n = 0.1 mA/V^2$

- (1) Calculate V_{GS} , I_D , V_{DS} and P_D .
- (2) Draw D.C.L.L and indicate Q-point

To perform D.C Analysis:

- (a) Assume the MOSFET in Sat Region and find I_D , V_{DS} , $V_{DS(sat)}$.



- (b) Compare V_{DS} and $V_{DS(sat)}$

- (c) IF $V_{DS} > V_{DS(sat)}$, then the MOSFET is indeed in Sat. and the values are correct. (Use $I_D = K_n (V_{GS} - V_{TN})^2$)

- (d) IF $V_{DS} < V_{DS(sat)}$, then the MOSFET is in nonsat. Regn. and you must use:

$$I_D = K_n [2(V_{GS} - V_{TN})V_{DS} - V_{DS}^2]$$

Solution: Assume the MOSFET in Sat. Regn.

$$V_{GS} = V_G - V_S = \frac{5 \times R_2}{R_1 + R_2} - 0 = \frac{5 \times 20}{50} = 0 = 2V$$

$$I_D = K_n (V_{GS} - V_{TN})^2 = 0.1 (2 - 1)^2 = 0.1 \times 1 = 0.1 mA$$

$V_{DD} + I_D R_D + V_{DS} = 0$
 $\therefore V_{DS} = V_{DD} - I_D R_D = 5 - 0.1 \times 20 = 3V$

$V_{DS(sat)} = V_{GS} - V_{TN} = 2 - 1 = 1V$

Since $V_{DS} > V_{DS(sat)}$ MOSFET is in Sat. Regn.

P_D : power dissipation in MOSFET.

$P_D = I_D \cdot V_{DS} = 0.1 \times 3 = 0.3 \text{ mW}$


② D.C.L.L

$V_{DD} + I_D R_D + V_{DS} = 0$

$\therefore V_{DS} = V_{DD} - I_D R_D$ D.C.L.L Eqn.

① for $I_D = 0$, $V_{DS} = V_{DD} = 5V \rightarrow P_1 (5V, 0mA)$

② for $V_{DS} = 0$, $I_D = \frac{V_{DD}}{R_D} = \frac{5}{20} = 0.25 \text{ mA} \rightarrow P_2 (0, 0.25 \text{ mA})$




EXA 2 For the ckt. shown, the MOSFET shown:

$V_{TN} = 1.0V, k_n = 0.25 \text{ mA/V}^2$

(i) Calculate $V_{GS}, I_D, V_{DS}, V_S, V_D, P_D$.

(ii) Draw D.C.L.L and indicate Q-pt. position.



Assume the MOSFET in Sat:

$$I_D = k_n (V_{GS} - V_{TN})^2 \quad \text{--- (1)}$$

$$V_{GS} = V_G - V_S, \quad V_G = I_G R_G = 0V$$

$$V_S + I_D R_S - 6 = 0$$

$$\therefore V_S = I_D \times 5 = 6$$

$$\therefore V_{GS} = 0 - (5I_D - 6)$$

$$\therefore V_{GS} = 6 - 5I_D$$

$$\therefore I_D = \frac{6 - V_{GS}}{5} \quad \text{--- (2)}$$

Substitute (2) in Eqn. (1)

$$\frac{6 - V_{GS}}{5} = 0.25 (V_{GS} - 1)^2$$

$$6 - V_{GS} = 1.25 (V_{GS}^2 - 2V_{GS} + 1)$$

$$6 - V_{GS} = 1.25 V_{GS}^2 - 2.5 V_{GS} + 1.25$$

$$\therefore 1.25 V_{GS}^2 - 1.5 V_{GS} - 4.75 = 0$$

$$V_{GS} = \frac{1.5 \pm \sqrt{(-1.5)^2 - 4 \times 1.25 \times (-4.75)}}{2 \times 1.25} = \frac{1.5 - 5.1}{2.5} \text{ or } \frac{1.5 + 5.1}{2.5}$$

$$\therefore V_{GS} = -1.44V \quad \text{or} \quad \boxed{V_{GS} = 2.64V}$$

The correct value is 2.64V (because it is +ve and $> V_{TN}$). Since the MOSFET is n-channel.

$$\therefore I_D = \frac{6 - 2.64}{5} = 0.672 \text{ mA}$$

$$V_S = 0.672 \times 5 - 6 = -2.64V = -V_{GS}$$

$$V_D = 6 - I_D R_D = 6 - 0.672 \times 7 = 1.296V$$

$$V_{DS} = V_D - V_S = 1.296 - (-2.64) = 3.936V$$


$$V_{DS}(\text{sat}) = (V_{GS} - V_{TN}) = 2.64 - 1 = 1.64V$$

Since $V_{DS} > V_{DS}(\text{sat}) \Rightarrow$ MOSFET is in Sat.

$$P_D = I_D \cdot V_{DS} = 0.672 \times 3.936 = 2.644 \text{ mW}$$


(2) D.C.L. Eqn:

$$-V_{DD} + I_D R_D + V_{DS} + I_D R_S - 6 = 0$$



$V_{DS} = 6 + 6 - I_D (R_D + R_S) = 12 - I_D (R_D + R_S)$ D.C.L.L Eqn.

for $I_D = 0 \rightarrow V_{DS} = 12V \rightarrow P_1 (12V, 0mA)$
 for $V_{DS} = 0 \rightarrow I_D = \frac{12}{R_D + R_S} = \frac{12}{12} = 1mA \rightarrow P_2 (0, 1mA)$



EXA. 3: For the ckt. shown, the MOSFET has:

$K_n = 0.5 mA/V^2, V_{TN} = 2V$

Calculate: $V_{GS}, I_D, V_{DS}, V_D, V_S, P_D$

Assume the MOSFET in Sat. Regn.

$I_D = K_n (V_{GS} - V_{TN})^2$ (1)

$V_{GS} = V_G - V_S$

$V_G = \frac{6 \times 40}{100} - \frac{6 \times 60}{100} = 2.4 - 3.6 = -1.2V$

$V_S = I_D R_S = 6 = 0.5 I_D \Rightarrow I_D = 12$


$\therefore V_{GS} = -1.2 - (0.5 I_D - 6)$

$V_{GS} = 4.8 - 0.5 I_D$

$\therefore I_D = \frac{4.8 - V_{GS}}{0.5}$ (2)

Substitute (2) in (1) gives:

$\frac{4.8 - V_{GS}}{0.5} = 0.5 (V_{GS} - 2)^2 \Rightarrow 9.6 - 2V_{GS} = 0.5 (V_{GS}^2 - 4V_{GS} + 4)$



$$0.5V_{GS}^2 - 7.6 = 0$$

$$V_{GS}^2 = 15.2 \Rightarrow V_{GS} = \sqrt{15.2} = 3.9V$$

The correct value is: $3.9V$

$$I_D = \frac{4.8 - 3.9}{0.5k} = 1.8mA$$

$$V_S = I_D R_S = 6 - 1.8 \times 0.5 = 6 - 0.9 = 5.1V$$

$$V_D = V_{DD} - I_D R_D = 6 - 1.8 \times 1.5 = 6 - 2.7 = 3.3V$$

$$V_{DS} = V_D - V_S = 3.3 - (-5.1) = 8.4V$$

OR: from D-S loop,

$$-6 + I_D R_D + V_{DS} + I_D R_S - 6 = 0$$

$$\therefore V_{DS} = 12 - I_D (R_D + R_S) = 12 - 1.8(1.5 + 0.5) = 8.4V$$

$$V_{DS(sat)} = V_{GS} - V_{TN} = 3.9 - 2 = 2.9V$$

Since $V_{DS} > V_{DS(sat)}$ \therefore MOSFET in Sat. Regn.

$$P_D = I_D V_{DS} = 1.8 \times 8.4 = 15.12mW$$

D.C.L.L Eqn:


$$-6 + I_D R_D + V_{DS} + I_D R_S - 6 = 0$$

$$V_{DS} = 12 - I_D (R_D + R_S) \Rightarrow \text{slope} = -\frac{1}{R_D + R_S} = -\frac{1}{2k\Omega} = -0.5 \frac{mA}{V}$$

For $I_D = 0$, $V_{DS} = 12V \rightarrow P_1(12V, 0)$

For $V_{DS} = 0$, $I_D = \frac{12}{R_D + R_S} = \frac{12}{2} = 6mA$

$\therefore P_2(6mA, 0)$



"Suggested problems" CS912, 2019

D.C MOSFET circuits Analysis & design

⑨

Q₁: For the circuit shown in Fig. 1

the MOSFET has: $V_{TN} = -2V$, $K_n = 5 \text{ mA/V}^2$

(i) Calculate V_{GS} , I_D , V_{DS} (ii) Write D.C. L.L. Eqn. & find slope

Q₂: Design the circuit shown in Fig. 2, such that

$I_D = 0.5 \text{ mA}$, $V_D = 1V$. assume the MOSFET has:

$K_n = 0.25 \text{ mA/V}^2$, $V_{TN} = 1.4V$.

Q₃: For the circuit shown in Fig. 3, the MOSFET has:

$V_{TN} = 1V$, $K_n = 0.05 \text{ mA/V}^2$. calculate V_{GS} , V_{DS} , I_D , P_D .

Q₄: For the cct. shown in Fig. 4, the MOSFET parameters

are: $K_n = 0.5 \text{ mA/V}^2$, $V_{TN} = 1V$ (i) Calculate Q-pt. position

(ii) Draw D.C. L.L. indicating slope & Q-pt. position.




Fig. 1




Fig. 2




Fig. 4





Fig. 3



255




FIG. 1.47 Zener diode characteristics with the equivalent model for each region.

swing between the Zener region and the forward-bias region, it is important to understand the operation of the Zener diode in all regions. As shown in Fig. 1.47, the equivalent model for a Zener diode in the reverse-bias region below V_Z is a very large resistor (as for the standard diode). For most applications this resistance is so large it can be ignored and the open-circuit equivalent employed. For the forward-bias region the piecewise equivalent is the same as described in earlier sections.

The specification sheet for a 10-V, 500-mW, 20% Zener diode is provided as Table 1.7, and a plot of the important parameters is given in Fig. 1.48. The term *nominal* used in the specification of the Zener voltage simply indicates that it is a typical average value. Since this is a 20% diode, the Zener potential of the unit one picks out of a lot (a term used to describe a package of diodes) can be expected to vary as $10\text{ V} + 20\%$, or from 8 V to 12 V. Both 10% and 50% diodes are also readily available. The test current I_{ZT} is the current defined by the 1/4-power level. It is the current that will define the dynamic resistance Z_{ZT} and appears in the general equation for the power rating of the device. That is,

$$P_{Z_{max}} = 4I_{ZT}V_Z \tag{1.10}$$

Substituting I_{ZT} into the equation with the nominal Zener voltage results in $P_{Z_{max}} = 4I_{ZT}V_Z = 4(12.5\text{ mA})(10\text{ V}) = 500\text{ mW}$

TABLE 1.7 Electrical Characteristics (25°C Ambient Temperature)

Zener Voltage Nominal V_Z (V)	Test Current I_{ZT} (mA)	Maximum Dynamic Impedance Z_{ZT} at I_{ZT} (Ω)	Maximum Knee Impedance Z_{ZK} at I_{ZK} (Ω)	Maximum Knee Current I_{ZK} (mA)	Maximum Reverse Current I_R at V_R (μA)	Test Voltage V_R (V)	Maximum Regulator Current I_{ZM} (mA)	Typical Temperature Coefficient (%/°C)
10	12.5	8.5	700	0.25	10	7.2	32	+0.072

Clamping Networks




FIG. 2.100

Clamping circuits with ideal diodes ($5\tau = 5RC \gg T/2$).

A number of clamping circuits and their effect on the input signal are shown in Fig. 2.100. Although all the waveforms appearing in Fig. 2.100 are square waves, clamping networks work equally well for sinusoidal signals. In fact, one approach to the analysis of clamping networks with sinusoidal inputs is to replace the sinusoidal signal by a square wave of the same peak values. The resulting output will then form an envelope for the sinusoidal response as shown in Fig. 2.101 for a network appearing in the bottom right of Fig. 2.100.





FIG. 2.101

Clamping network with a sinusoidal input.

2.10 ZENER DIODES

The analysis of networks employing Zener diodes is quite similar to the analysis of semiconductor diodes in previous sections. First the state of the diode must be determined, followed by a substitution of the appropriate model and a determination of the other unknown quantities of the network. Figure 2.102 reviews the approximate equivalent circuits for each region of a Zener diode assuming the straight-line approximations at each break point. Note that the forward-bias region is included because occasionally an application will skip into this region also.


FIG. 2.102

Approximate equivalent circuits for the Zener diode in the three possible regions of application.

The first two examples will demonstrate how a Zener diode can be used to establish reference voltage levels and act as a protection device. The use of a Zener diode as a *regulator* will then be described in detail because it is one of its major areas of application. A regulator is a combination of elements designed to ensure that the output voltage of a supply remains fairly constant.

EXAMPLE 2.24 Determine the reference voltages provided by the network of Fig. 2.103, which uses a white LED to indicate that the power is on. What is the level of current through the LED and the power delivered by the supply? How does the power absorbed by the LED compare to that of the 6-V Zener diode?

Solution: First we have to check that there is sufficient applied voltage to turn on all the series diode elements. The white LED will have a drop of about 4 V across it, the 6-V and 3.3-V Zener diodes have a total of 9.3 V, and the forward-biased silicon diode has 0.7 V, for a total of 14 V. The applied 40 V is then sufficient to turn on all the elements and, one hopes, establish a proper operating current.

Note that the silicon diode was used to create a reference voltage of 4 V because

$$V_{o1} = V_{Z2} + V_K = 3.3 \text{ V} + 0.7 \text{ V} = 4.0 \text{ V}$$

Combining the voltage of the 6-V Zener diode with the 4 V results in

$$V_{o2} = V_{o1} + V_{Z1} = 4 \text{ V} + 6 \text{ V} = 10 \text{ V}$$

Finally, the 4 V across the white LED will leave a voltage of $40 \text{ V} - 14 \text{ V} = 26 \text{ V}$ across the resistor, and

$$I_R = I_{\text{LED}} = \frac{V_R}{R} = \frac{40 \text{ V} - V_{o2} - V_{\text{LED}}}{1.3 \text{ k}\Omega} = \frac{40 \text{ V} - 10 \text{ V} - 4 \text{ V}}{1.3 \text{ k}\Omega} = \frac{26 \text{ V}}{1.3 \text{ k}\Omega} = 20 \text{ mA}$$

that will establish the proper brightness for the LED.

The power delivered by the supply is simply the product of the supply voltage and current drain as follows:

$$P_s = EI_s = EI_R = (40 \text{ V})(20 \text{ mA}) = 800 \text{ mW}$$

The power absorbed by the LED is

$$P_{\text{LED}} = V_{\text{LED}}I_{\text{LED}} = (4 \text{ V})(20 \text{ mA}) = 80 \text{ mW}$$

and the power absorbed by the 6-V Zener diode is

$$P_Z = V_Z I_Z = (6 \text{ V})(20 \text{ mA}) = 120 \text{ mW}$$

The power absorbed by the Zener diode exceeds that of the LED by 40 mW.




FIG. 2.103
Reference setting circuit for Example 2.24.

EXAMPLE 2.25 The network of Fig. 2.104 is designed to limit the voltage to 20 V during the positive portion of the applied voltage and to 0 V for a negative excursion of the applied voltage. Check its operation and plot the waveform of the voltage across the system for the applied signal. Assume the system has a very high input resistance so it will not affect the behavior of the network.




FIG. 2.104
Controlling network for Example 2.25.

Solution: For positive applied voltages less than the Zener potential of 20 V the Zener diode will be in its approximate open-circuit state, and the input signal will simply distribute itself across the elements, with the majority going to the system because it has such a high resistance level.

Once the voltage across the Zener diode reaches 20 V the Zener diode will turn on as shown in Fig. 2.105a and the voltage across the system will lock in at 20 V. Further increases in the applied voltage will simply appear across the series resistor with the voltage across the system and the forward-biased diode remaining fixed at 20 V and 0.7 V, respectively. The voltage across the system is fixed at 20 V, as shown in Fig. 2.105a, because the 0.7 V of the diode is not between the defined output terminals. The system is therefore safe from any further increases in applied voltage.

For the negative region of the applied signal the silicon diode is reverse biased and presents an open circuit to the series combination of elements. The result is that the full





FIG. 2.105
Response of the network of Fig. 2.104 to the application of a 60-V sinusoidal signal.

negatively applied signal will appear across the open-circuited diode and the negative voltage across the system locked in at 0 V, as shown in Fig. 2.104b.

The voltage across the system will therefore appear as shown in Fig. 2.105c.

The use of the Zener diode as a regulator is so common that three conditions surrounding the analysis of the basic Zener regulator are considered. The analysis provides an excellent opportunity to become better acquainted with the response of the Zener diode to different operating conditions. The basic configuration appears in Fig. 2.106. The analysis is first for fixed quantities, followed by a fixed supply voltage and a variable load, and finally a fixed load and a variable supply.

V_i and R Fixed

The simplest of Zener diode regulator networks appears in Fig. 2.106. The applied dc voltage is fixed, as is the load resistor. The analysis can fundamentally be broken down into two steps.

1. Determine the state of the Zener diode by removing it from the network and calculating the voltage across the resulting open circuit.

Applying step 1 to the network of Fig. 2.106 results in the network of Fig. 2.107, where an application of the voltage divider rule results in

$$V = V_L = \frac{R_L V_i}{R + R_L} \tag{2.16}$$

If $V \geq V_Z$, the Zener diode is on, and the appropriate equivalent model can be substituted. If $V < V_Z$, the diode is off, and the open-circuit equivalence is substituted.

2. Substitute the appropriate equivalent circuit and solve for the desired unknowns.

For the network of Fig. 2.106, the "on" state will result in the equivalent network of Fig. 2.108. Since voltages across parallel elements must be the same, we find that

$$V_L = V_Z \tag{2.17}$$




FIG. 2.106
Basic Zener regulator.




FIG. 2.107
Determining the state of the Zener diode.




FIG. 2.108
Substituting the Zener equivalent for the "on" situation.

The Zener diode current must be determined by an application of Kirchhoff's current law. That is,

$$I_R = I_Z + I_L$$

and

$$I_Z = I_R - I_L \tag{2.18}$$

where

$$I_L = \frac{V_L}{R_L} \quad \text{and} \quad I_R = \frac{V_R}{R} = \frac{V_i - V_L}{R}$$

The power dissipated by the Zener diode is determined by

$$P_Z = V_Z I_Z \tag{2.19}$$

that must be less than the P_{ZM} specified for the device.

Before continuing, it is particularly important to realize that the first step was employed only to determine the *state of the Zener diode*. If the Zener diode is in the “on” state, the voltage across the diode is not V volts. When the system is turned on, the Zener diode will turn on as soon as the voltage across the Zener diode is V_Z volts. It will then “lock in” at this level and never reach the higher level of V volts.



EXAMPLE 2.26

- a. For the Zener diode network of Fig. 2.109, determine V_L , V_R , I_Z , and P_Z .
- b. Repeat part (a) with $R_L = 3\text{ k}\Omega$.




FIG. 2.109
Zener diode regulator for Example 2.26.

Solution:

- a. Following the suggested procedure, we redraw the network as shown in Fig. 2.110.




FIG. 2.110
Determining V for the regulator of Fig. 2.109.

Applying Eq. (2.16) gives

$$V = \frac{R_L V_i}{R + R_L} = \frac{1.2\text{ k}\Omega (16\text{ V})}{1\text{ k}\Omega + 1.2\text{ k}\Omega} = 8.73\text{ V}$$

Since $V = 8.73\text{ V}$ is less than $V_Z = 10\text{ V}$, the diode is in the “off” state, as shown on the characteristics of Fig. 2.111. Substituting the open-circuit equivalent results in the same network as in Fig. 2.110, where we find that

$$V_L = V = 8.73\text{ V}$$

$$V_R = V_i - V_L = 16\text{ V} - 8.73\text{ V} = 7.27\text{ V}$$

$$I_Z = 0\text{ A}$$

and

$$P_Z = V_Z I_Z = V_Z (0\text{ A}) = 0\text{ W}$$

- b. Applying Eq. (2.16) results in

$$V = \frac{R_L V_i}{R + R_L} = \frac{3\text{ k}\Omega (16\text{ V})}{1\text{ k}\Omega + 3\text{ k}\Omega} = 12\text{ V}$$




FIG. 2.111
Resulting operating point for the network of Fig. 2.109.

Once the diode is in the "on" state, the voltage across R remains fixed at

$$V_R = V_i - V_Z \quad (2.22)$$

and I_R remains fixed at

$$I_R = \frac{V_R}{R} \quad (2.23)$$

The Zener current

$$I_Z = I_R - I_L \quad (2.24)$$

resulting in a minimum I_Z when I_L is a maximum and a maximum I_Z when I_L is a minimum value, since I_R is constant.

Since I_Z is limited to I_{ZM} as provided on the data sheet, it does affect the range of R_L and therefore I_L . Substituting I_{ZM} for I_Z establishes the minimum I_L as

$$I_{L_{\min}} = I_R - I_{ZM} \quad (2.25)$$

and the maximum load resistance as

$$R_{L_{\max}} = \frac{V_Z}{I_{L_{\min}}} \quad (2.26)$$

EXAMPLE 2.27

- For the network of Fig. 2.113, determine the range of R_L and I_L that will result in V_{RL} being maintained at 10 V.
- Determine the maximum wattage rating of the diode.




FIG. 2.113
Voltage regulator for Example 2.27.

Solution:

- To determine the value of R_L that will turn the Zener diode on, apply Eq. (2.20):

$$R_{L_{\min}} = \frac{RV_Z}{V_i - V_Z} = \frac{(1\text{ k}\Omega)(10\text{ V})}{50\text{ V} - 10\text{ V}} = \frac{10\text{ k}\Omega}{40} = 250\ \Omega$$

The voltage across the resistor R is then determined by Eq. (2.22):

$$V_R = V_i - V_Z = 50\text{ V} - 10\text{ V} = 40\text{ V}$$

and Eq. (2.23) provides the magnitude of I_R :

$$I_R = \frac{V_R}{R} = \frac{40\text{ V}}{1\text{ k}\Omega} = 40\text{ mA}$$

The minimum level of I_L is then determined by Eq. (2.25):

$$I_{L_{\min}} = I_R - I_{ZM} = 40\text{ mA} - 32\text{ mA} = 8\text{ mA}$$

Since $V = 12\text{ V}$ is greater than $V_Z = 10\text{ V}$, the diode is in the "on" state and the network of Fig. 2.112 results. Applying Eq. (2.17) yields

$$\begin{aligned}
 &V_L = V_Z = 10\text{ V} \\
 \text{and} \quad &V_R = V_i - V_L = 15\text{ V} - 10\text{ V} = 6\text{ V} \\
 \text{with} \quad &I_L = \frac{V_L}{R_L} = \frac{10\text{ V}}{3\text{ k}\Omega} = 3.33\text{ mA} \\
 \text{and} \quad &I_R = \frac{V_R}{R} = \frac{6\text{ V}}{1\text{ k}\Omega} = 6\text{ mA} \\
 \text{so that} \quad &I_Z = I_R - I_L [\text{Eq. (2.18)}] \\
 &= 6\text{ mA} - 3.33\text{ mA} \\
 &= 2.67\text{ mA}
 \end{aligned}$$




FIG. 2.112
Network of Fig. 2.109 in the "on" state.

The power dissipated is

$$P_Z = V_Z I_Z = (10\text{ V})(2.67\text{ mA}) = 26.7\text{ mW}$$

which is less than the specified $P_{ZM} = 30\text{ mW}$.

Fixed V_i , Variable R_L

Due to the offset voltage V_Z , there is a specific range of resistor values (and therefore load current) that will ensure that the Zener is in the "on" state. Too small a load resistance R_L will result in a voltage V_L across the load resistor less than V_Z , and the Zener device will be in the "off" state.

To determine the minimum load resistance of Fig. 2.106 that will turn the Zener diode on, simply calculate the value of R_L that will result in a load voltage $V_L = V_Z$. That is,

$$V_L = V_Z = \frac{R_L V_i}{R_L + R}$$

Solving for R_L , we have

$$R_L = \frac{R V_Z}{V_i - V_Z} \tag{2.20}$$

Any load resistance value greater than the R_L obtained from Eq. (2.20) will ensure that the Zener diode is in the "on" state and the diode can be replaced by its V_Z source equivalent.

The condition defined by Eq. (2.20) establishes the minimum R_L , but in turn specifies the maximum I_L as

$$I_{L_{max}} = \frac{V_i - V_Z}{R_L + R} \tag{2.21}$$

with Eq. (2.26) determining the maximum value of R_L :

$$R_{L_{max}} = \frac{V_Z}{I_{L_{min}}} = \frac{10 \text{ V}}{8 \text{ mA}} = 1.25 \text{ k}\Omega$$

A plot of V_L versus R_L appears in Fig. 2.114a and for V_L versus I_L in Fig. 2.114b.




FIG. 2.114
 V_L versus R_L and I_L for the regulator of Fig. 2.113.

b. $P_{max} = V_Z I_{ZM}$
 $= (10 \text{ V})(32 \text{ mA}) = 320 \text{ mW}$

Fixed R_L , Variable V_i

For fixed values of R_L in Fig. 2.106, the voltage V_i must be sufficiently large to turn the Zener diode on. The minimum turn-on voltage $V_i = V_{i_{min}}$ is determined by

$$V_L = V_Z = \frac{R_L V_i}{R_L + R}$$

and

$$V_{i_{min}} = \frac{(R_L + R)V_Z}{R_L} \tag{2.27}$$

The maximum value of V_i is limited by the maximum Zener current I_{ZM} . Since $I_{ZM} = I_R - I_L$,

$$I_R = I_{ZM} + I_L \tag{2.28}$$

Since I_L is fixed at V_Z/R_L and I_{ZM} is the maximum value of I_Z , the maximum V_i is defined by

$$V_{i_{max}} = V_{R_{max}} + V_Z$$

$$V_{i_{max}} = I_{ZM} R + V_Z \tag{2.29}$$

EXAMPLE 2.28 Determine the range of values of V_i that will maintain the Zener diode of Fig. 2.115 in the “on” state.




FIG. 2.115
Regulator for Example 2.28.

Solution:

$$\text{Eq. (2.27): } V_{i_{\min}} = \frac{(R_L + R)V_Z}{R_L} = \frac{(1200 \Omega + 220 \Omega)(20 \text{ V})}{1200 \Omega} = 23.67 \text{ V}$$

$$I_L = \frac{V_L}{R_L} = \frac{V_Z}{R_L} = \frac{20 \text{ V}}{1.2 \text{ k}\Omega} = 16.67 \text{ mA}$$

$$\text{Eq. (2.28): } I_{R_{\max}} = I_{ZM} + I_L = 60 \text{ mA} + 16.67 \text{ mA} \\ = 76.67 \text{ mA}$$

$$\text{Eq. (2.29): } V_{i_{\max}} = I_{R_{\max}} R + V_Z \\ = (76.67 \text{ mA})(0.22 \text{ k}\Omega) + 20 \text{ V} \\ = 16.87 \text{ V} + 20 \text{ V} \\ = 36.87 \text{ V}$$

A plot of V_L versus V_i is provided in Fig. 2.116.




FIG. 2.116

V_L versus V_i for the regulator of Fig. 2.115.

The results of Example 2.28 reveal that for the network of Fig. 2.115 with a fixed R_L , the output voltage will remain fixed at 20 V for a range of input voltage that extends from 23.67 V to 36.87 V.

In fact, the input could appear as shown in Fig. 2.117 and the output would remain constant at 20 V, as shown in Fig. 2.116. The waveform appearing in Fig. 2.117 is obtained by filtering a half-wave- or full-wave-rectified output—a process described in detail in a later chapter. The net effect, however, is to establish a steady dc voltage (for a defined range of V_i) such as that shown in Fig. 2.116 from a sinusoidal source with 0 average value.




FIG. 2.117

Waveform generated by a filtered rectified signal.

2.11 VOLTAGE-MULTIPLIER CIRCUITS

Voltage-multiplier circuits are employed to maintain a relatively low transformer peak voltage while stepping up the peak output voltage to two, three, four, or more times the peak rectified voltage.